
19
User’s Manual U16504EE1V1UD00
Figure 20-3:
Figure 20-4:
Figure 20-5:
Interrupt Mask Flag Register Format......................................................................... 357
Priority Specify Flag Register Format........................................................................ 358
Formats of External Interrupt Rising Edge Enable Register
and External Interrupt Falling Edge Enable Register359
Program Status Word Format ................................................................................... 360
Flowchart from Non-Maskable Interrupt Generation to Acknowledge...................... 361
Non-Maskable Interrupt Request Acknowledge Timing ............................................ 362
Non-Maskable Interrupt Request Acknowledge Operation ....................................... 362
Interrupt Request Acknowledge Processing Algorithm ............................................. 364
Interrupt Request Acknowledge Timing (Minimum Time).......................................... 365
Interrupt Request Acknowledge Timing (Maximum Time)......................................... 365
Multiple Interrupt Example (1/2) ................................................................................ 368
Interrupt Request Hold .............................................................................................. 371
Oscillation Stabilization Time Select Register Format............................................... 374
Standby Timing ......................................................................................................... 374
HALT Mode Clear upon Interrupt Generation ........................................................... 376
HALT Mode Release by RESET Input ...................................................................... 377
STOP Mode Release by Interrupt Generation .......................................................... 379
Release by STOP Mode RESET Input...................................................................... 380
Block Diagram of Reset Function.............................................................................. 381
Timing of Reset Input by RESET Input ..................................................................... 382
Timing of Reset due to Watchdog Timer Overflow.................................................... 382
Timing of Reset Input in STOP Mode by RESET Input............................................. 383
Memory Size Switching Register Format .................................................................. 388
Internal Expansion RAM Size Switching Register Format......................................... 389
Self-Programming and Oscillation Control Register Format...................................... 390
Transmission Method Selection Format.................................................................... 391
Connection of using the 3-Wire SIO30 Method......................................................... 393
Connection of using the 3-Wire SIO30 Method with Handshake .............................. 393
Connection of using the UART Method..................................................................... 394
Flash Self-Programming Mode Control Register Format .......................................... 395
Development Tool Configuration............................................................................... 458
Figure 20-6:
Figure 20-7:
Figure 20-8:
Figure 20-9:
Figure 20-10:
Figure 20-11:
Figure 20-12:
Figure 20-13:
Figure 20-14:
Figure 21-1:
Figure 21-2:
Figure 21-3:
Figure 21-4:
Figure 21-5:
Figure 21-6:
Figure 22-1:
Figure 22-2:
Figure 22-3:
Figure 22-4:
Figure 23-1:
Figure 23-2:
Figure 23-3:
Figure 23-4:
Figure 23-5:
Figure 23-6:
Figure 23-7:
Figure 23-8:
Figure A-1: