
48
m
PD78042F, 78043F, 78044F, 78045F
(iii) SBI mode (SCK0: Internal clock output)
Note
R is a load resistance of the SCK0, SB0, or SB1 output line, and C is its load capacitance.
(iv) SBI mode (SCK0: External clock input)
Note
R is a load resistance of the SB0 or SB1 output line, and C is its load capacitance.
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
t
KCY3
V
DD
= 4.5 to 5.5 V
800
ns
3200
ns
SCK0 high, low-level width
t
KH3
V
DD
= 4.5 to 5.5 V
t
KCY3
/2 – 50
ns
t
KL3
t
KCY3
/2 – 150
ns
SB0, SB1 setup time to SCK0
↑
t
SIK3
V
DD
= 4.5 to 5.5 V
100
ns
300
ns
SB0, SB1 hold time from
SCK0
↑
t
KSI3
t
KCY3
/2
ns
SCK0
SB0, SB1 output
delay time
t
KSO3
R = 1 k
W
,
C = 100 pF
Note
V
DD
= 4.5 to 5.5 V
0
250
ns
0
1000
ns
SCK0
↑
SB0, SB1
t
KSB
t
KCY3
ns
SB0, SB1
SCK0
t
SBK
t
KCY3
ns
SB0, SB1 high-level width
t
SBH
t
KCY3
ns
SB0, SB1 low-level width
t
SBL
t
KCY3
ns
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
t
KCY4
V
DD
= 4.5 to 5.5 V
800
ns
3200
ns
SCK0 high, low-level width
t
KH4
V
DD
= 4.5 to 5.5 V
400
ns
t
KL4
1600
ns
SB0, SB1 setup time to SCK0
↑
t
SIK4
V
DD
= 4.5 to 5.5 V
100
ns
300
ns
SB0, SB1 hold time from
SCK0
↑
t
KSI4
t
KCY4
/2
ns
SCK0
SB0, SB1 output
delay time
t
KSO4
R = 1 k
W
,
C = 100 pF
Note
V
DD
= 4.5 to 5.5 V
0
300
ns
0
1000
ns
SCK0
↑
SB0, SB1
t
KSB
t
KCY4
ns
SB0, SB1
SCK0
t
SBK
t
KCY4
ns
SB0, SB1 high-level witdh
t
SBH
t
KCY4
ns
SB0, SB1 low-level width
t
SBL
t
KCY4
ns
SCK0 rise time and fall time
t
R4
t
F4
160
ns