- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379503 > UPD7554ACS (NEC Corp.) 4-BIT SINGLE-CHIP MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | UPD7554ACS |
| 廠商： | NEC Corp. |
| 英文描述： | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| 中文描述： | 4位單片機(jī) |
| 文件頁數(shù)： | 22/64頁 |
| 文件大?。?/td> | 991K |
| 代理商： | UPD7554ACS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
22
μ
PD7554A, 7554A(A)
2.11 TIMER/EVENT COUNTER
The timer/event counter is based on an 8-bit count register as shown in Fig. 2-12.
Fig. 2-12 Timer/Event Counter
8-BIT COUNT REG
TIMER
Note
RESET
CLR
CP
8
TCNTAM
Note
INTT
(To Test Control Circuit)
Note
Instruction execution
Internal Bus
Count
Holding
Circuit
The 8-bit count register is a binary 8-bit up-counter which is incremented whenever a count pulse (CP) is input.
The register is cleared to 00H when the TIMER instruction is executed, RESET signal is input, or an overflow occurs
(FFH to 00H).
As the count pulse, the clock mode register can select one of the following four. See
2.10 “CLOCK CONTROL
CIRCUIT”
.
1
1
1
CP : CL
×
––, CL
×
–––, CL
×
––––, P00
4
32
256
The count register continues to be incremented as long as count pulses are input. The TIMER instruction clears
the count register to 00H and triggers the timer operation.
The count register is incremented in synchronization with the CP (or the rise of the P00 input when an external
clock is used). On the count reaches 256, the register returns the count value to 00H from FFH, generates the overflow
signal INTT, and sets the INTT test flag INTT RQF.
In this way, the count register counts over from 00H.
To recognize the overflow, test the flag INTT RQF using the SKI instruction.
When the timer/event counter serves as a timer, the reference tiome is determined by the CP frequency. The
precision is determined by the RC oscillation or CL1 external input frequency when the system clock system is
selected and by the P00 input frequency when the P00 input is selected.
The content of the count register can be read at any time by the TCNTAM instruction. This function allows
checking the current time of the timer and counting event pulses input to the P00 input. This enables the number
of even pulses that have been generated so far (event counter function).
The count holding circuit ignores the change of the count pulse (CP) during execution of the TCNTAM instruction.
This is to prevent reading undefined data in the count register using the TCNTAM instruction while the counter is
being updated.
Since the timer/event counter operates the system clock system (CL) or the P00 input for count pulses, it is used
to cancel the HALT mode which stops the CPU clock
φ
as well as the STOP mode which stops the system clock CL.
(See
3 “STANDBY FUNCTIONS”
.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD7554AG | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75CG08E | 4 BIT SINGLE CHIP CMOS MICROCOMPUTERS |
| UPD7508 | 4 BIT SINGLE CHIP CMOS MICROCOMPUTERS |
| UPD7508C | 4 BIT SINGLE CHIP CMOS MICROCOMPUTERS |
| UPD7508CU | 4 BIT SINGLE CHIP CMOS MICROCOMPUTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD7554AG-597-E2 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7554AG-597-E2-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7554AG-603-E2 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7554AG-603-E2-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7554AG-611-E2 | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。