![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD70F3714GC-8BS-A_datasheet_99849/UPD70F3714GC-8BS-A_19.png)
CHAPTER 1 INTRODUCTION
User’s Manual U17716EJ2V0UD
17
1.5
Pin Configuration
64-pin plastic LQFP (14 × 14)
μPD70F3713GC-8BS-A
μPD70F3714GC-8BS-A
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
P25/TOQ1B3
P24/TOQ1T3
P23/TOQ1B2
P22/TOQ1T2
P21/TOQ1B1
P20/TOQ1T1
ANI13
ANI12
ANI11
ANI10
AVREF1
AVDD1
AVSS1
AVSS0
AVDD0
AVREF0
PDL3
PDL4
PDL5/FLMD1
PDL6
PDL7
EVSS
EVDD
FLMD0
P10/TOQH01/TIQ01/TOQ01
P11/TIQ02/TOQ02
P12/TOQH02/TIQ03/TOQ03
P13/TIQ00
P14/TOQH03/EVTQ0
P16(CLMER)Note/TOQ00(CLMER)Note/TIP20
P17/TOP21/TIP21
P00/INTP0/TOQH0OFF
ANI00
ANI01
ANI02
ANI03
RESET
X1
X2
V
SS
V
DD
REGC
P06/INTP6
P05/INTP5/ADTRG1
P04/INTP4/ADTRG0
P03/INTP3/TOP3OFF
P02/INTP2/TOP2OFF
P01/INTP1/TOQ1OFF
EV
SS
EV
DD
P26/TOQ10
P27/TOP31
P30/RXDA0
P31/TXDA0
P32/RXDA1
P33/TXDA1
P40/SIB0
P41/SOB0
P42/SCKB0
P43/TOP00/TIP00
P44/TOP01/TIP01
PDL0
PDL1
PDL2
Note The CLMER signal is enabled only when P16 is specified as an output port or the output function of
TOQ00. When an error (oscillator stop) is detected by the clock monitor, a low level is forcibly output.
Low-level output is released by reset signal. For details, see Table 4-5 Alternate-Function Pins of
Port 1.