參數(shù)資料
型號： UPD70F3015B
廠商： NEC Corp.
英文描述： 32-BIT SINGLE-CHIP MICROCONTROLLER
中文描述： 32位單片機
文件頁數(shù)： 31/48頁
文件大?。?/td> 413K
代理商： UPD70F3015B
Data Sheet U14527EJ3V0DS
31
μ
PD70F3015B, 70F3015BY, 70F3017A, 70F3017AY
Bus Timing (CLKOUT Asynchronous)
(T
A
= –40 to +85 °C, V
DD
= AV
DD
= BV
DD
= 2.7 to 3.6 V, V
SS
= AV
SS
= BV
SS
= 0 V, C
L
= 50 pF)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Address setup time (to ASTB
↓
)
t
SAST
<13>
0.5T
–
15
ns
Address hold time (from ASTB
↓
)
t
HSTA
<14>
0.5T
–
15
ns
Address float delay time from DSTB
↓
t
FDA
<15>
2
ns
Data input setup time from address
t
SAID
<16>
(2 + n)T
–
25
ns
Data input setup time from DSTB
↓
t
SDID
<17>
(1 + n)T
–
25
ns
Delay time from ASTB
↓
to DSTB
↓
t
DSTD
<18>
0.5T
–
15
ns
Data input hold time (from DSTB
↑
)
t
HDID
<19>
0
ns
Address output time from DSTB
↑
t
DDA
<20>
(1 + i)T
–
15
ns
Delay time from DSTB
↑
to ASTB
↑
t
DDST1
<21>
0.5T
–
15
ns
Delay time from DSTB
↑
to ASTB
↓
t
DDST2
<22>
(1.5 + i)T
–
15
ns
DSTB low-level width
t
WDL
<23>
(1 + n)T
–
15
ns
ASTB high-level width
t
WSTH
<24>
T
–
15
ns
Data output time from DSTB
↓
t
DDOD
<25>
15
ns
Data output setup time (to DSTB
↑
)
t
SODD
<26>
(1 + n)T
–
20
ns
Data output hold time (from DSTB
↑
)
t
HDOD
<27>
T
–
15
ns
t
SAWT1
<28>
n
≥
1
1.5T
–
25
ns
WAIT setup time (to address)
t
SAWT2
<29>
n
≥
1
(1.5 + n)T
–
25
ns
t
HAWT1
<30>
n
≥
1
(0.5 + n)T
ns
WAIT hold time (from address)
t
HAWT2
<31>
n
≥
1
(1.5 + n)T
ns
t
SSTWT1
<32>
n
≥
1
T
–
25
ns
WAIT setup time (to ASTB
↓
)
t
SSTWT2
<33>
n
≥
1
(1 + n)T
–
25
ns
t
HSTWT1
<34>
n
≥
1
nT
ns
WAIT hold time (from ASTB
↓
)
t
HSTWT2
<35>
n
≥
1
(1 + n)T
ns
HLDRQ high-level width
t
WHQH
<36>
T + 10
ns
HLDAK low-level width
t
WHAL
<37>
T
–
15
ns
Bus output delay time from HLDAK
↑
t
DHAC
<38>
0
ns
Delay time from HLDRQ
↓
to HLDAK
↓
t
DHQHA1
<39>
(2n + 7.5)T + 25
ns
Delay time from HLDRQ
↑
to HLDAK
↑
t
DHQHA2
<40>
0.5T
1.5T + 25
ns
Remarks 1.
T = 1/f
CPU
(f
CPU
: CPU operation clock frequency)
n: Number of wait clocks inserted in the bus cycle.
The sampling timing changes when a programmable wait is inserted.
i: Number of idle states inserted after the read cycle (0 or 1).
The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from
X1.
2.
3.
4.
相關PDF資料
PDF描述
UPD70F3015BY 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017A 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017AY 32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017AF1-EA6 V850/SA1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3017AGC-8EU V850/SA1TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER
相關代理商/技術參數(shù)
參數(shù)描述
UPD70F3015BGC-8EU 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3015BGC-8EU-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3015BY 制造商:NEC 制造商全稱:NEC 功能描述:32-BIT SINGLE-CHIP MICROCONTROLLER
UPD70F3015BYGC-8EU 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3015BYGC-8EU-A 制造商:Renesas Electronics Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*