- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378742 > UPD65892 CMOS-N5 Family Block Library Ver.5.0 | Block Library[12/2001] PDF資料下載
參數(shù)資料
| 型號： | UPD65892 |
| 英文描述： | CMOS-N5 Family Block Library Ver.5.0 | Block Library[12/2001] |
| 中文描述： | CMOS的北5座的家庭圖書館Ver.5.0 |座圖書館[12/2001] |
| 文件頁數(shù)： | 21/64頁 |
| 文件大?。?/td> | 399K |
| 代理商： | UPD65892 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
21
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
4.3 Carrier Output
The carrier for remote-controlled transmission can be output from the REM pin by clearing (to 0) bit 2 of the control
register 0.
As shown in Figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues
to be output until its next fall and then stops due to the function of the carrier synchronous circuit. When the timer
starts operation, however, the high-level width of the first carrier may become shorter than the specified width.
Figure 4-3. Timer Output (when carrier is output)
Timer value: (Set value+1)
×
64/f
X
(or 128/f
X
)
LED
REM (at low-level start)
REM (at high-level start)
Note 1
Note 2
Notes 1.
Error when the REM output ends: Lead by “the carrier’s low-level width” to lag by “the carrier’s high-
level width”
2.
Error of the carrier’s high-level width: 0 to “the carrier’s high-level width”
4.4 Software Control of Timer Output
The timer output can be controlled by software. As shown in Figure 4-4, the pulse with a minimum width of 1-
instruction cycle (64/f
X
) can be output.
Figure 4-4. Pulse Output of 1-Instruction Cycle Width
MOV T, #0000000000B; low-level output from the REM pin
MOV T, #1000000000B; high-level output from the REM pin
MOV T, #0000000000B; low-level output from the REM pin
…
64/f
X
LED
REM
…
…
相關PDF資料 |
PDF描述 |
|---|---|
| UPD65893 | CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002] |
| UPD65943 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65944 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65945 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65946 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD65893 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002] |
| UPD65907GL-012NMU | 制造商:NEC Electronics Corporation 功能描述: |
| UPD65943 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65944 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65944GJ-039-JEU-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。