參數(shù)資料
型號(hào)： UPD65550
英文描述： CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
中文描述： 的CMOS - 10HD系列單張|小冊(cè)子[07/2003]
文件頁(yè)數(shù)： 17/64頁(yè)
文件大?。?/td> 399K
代理商： UPD65550
17
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
3.2.4 S
2
port (bit 1 of P1)
The S
2
port is an input port.
Use of the STOP mode release of the S
2
port can be specified by bit 3 of the P4 register.
When using the pin as a key input from a key matrix, enable (bit 3 of P4 register is set to 1) the use of the STOP
mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled
(bit 3 of P4 register is set to 0), it can be used as the input port which does not release the STOP mode even if
the release condition is established (at this time, a pull-down resistor is not connected internally.)
The state of the pin can be read in both cases.
At reset, the pin is set to INPUT mode where the STOP mode release is disabled, and goes to high-impedance
state.
3.3 Control Register 0 (P3)
Control register 0 consists of 8 bits. The contents that can be controlled are as shown below.
When reset, the register becomes 0000 0011B.
Table 3-4. Control Register 0 (P3)
Bit
b
7
b
6
b
5
b
4
b
3
b
2
b
1
b
0
Name
—
DP (Data pointer)
DP
10
Note
DP
9
TCTL
CARY
MOD
1
MOD
0
DP
8
Set
0
Fixed
0
0
0
1/1
ON
Refer to
Table 3-5
.
value
1
to “0”
1
1
1
1/2
OFF
When reset0
0
0
0
0
0
0
1
1
b
0
, b
1
: These bits specify the carrier frequency and duty ratio of the REM output.
b
2
: This bit specifies the availability of the carrier of the frequency specified by b
0
and b
1
.
“0” = ON (with carrier); “1” = OFF (without carrier; high level)
b
3
: This bit changes the carrier frequency and the timer clock’s frequency division ratio.
“0” = 1/1 (carrier frequency: the specified value of b
0
and b
1
; timer clock: f
X
/64)
“1” = 1/2 (carrier frequency: half of the specified value of b
0
and b
1
; timer clock: f
X
/128)
Table 3-5. Timer Clock and Carrier Frequency Setup
b
3
b
2
b
1
b
0
Timer Clock
Carrier Frequency (Duty Ratio)
0
0
0
0
f
X
/64
f
X
/8 (Duty 1/2)
0
1
f
X
/64 (Duty 1/2)
1
0
f
X
/96 (Duty 1/2)
1
1
f
X
/96 (Duty 1/3)
1
×
×
Without carrier (high level)
0
0
0
0
f
X
/128
f
X
/16 (Duty 1/2)
0
1
f
X
/128 (Duty 1/2)
1
0
f
X
/192 (Duty 1/2)
1
1
f
X
/192 (Duty 1/3)
1
×
×
Without carrier (high level)
b
4
, b
5
, b
6
: These bits specify the high-order 3 bits (DP
8
, DP
9
and DP
10
) of ROM’s data pointer.
Note
Set DP
10
of the
μ
PD64A to "0".
Remark
×
: don’t care
相關(guān)PDF資料
PDF描述
UPD65551 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65564 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65565 ANACONDA LT TRANSCEIVER
UPD65566 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65567 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD65551 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65564 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65565 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
UPD65566 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
UPD65567 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*