- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378740 > UPD65369 CMOS-10HD Family Pamphlet | Pamphlet[07/2003] PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD65369 |
| 英文描述： | CMOS-10HD Family Pamphlet | Pamphlet[07/2003] |
| 中文描述： | 的CMOS - 10HD系列單張|小冊(cè)子[07/2003] |
| 文件頁(yè)數(shù)： | 27/64頁(yè) |
| 文件大?。?/td> | 399K |
| 代理商： | UPD65369 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
27
μ
PD64A, 65
Data Sheet U14380EJ2V0DS00
7. POC CIRCUIT
The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller at the
time of battery replacement.
Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less
than 1 ms. Therefore, if the power supply voltage has become low for a period of less than
1 ms, the POC circuit may malfunction because it does not generate an internal reset signal.
2. Clock oscillation is stopped by the resonator due to low power supply voltage before the
POC circuit generates the internal reset signal. In this case, malfunction may result, for
example when the power supply voltage is recovered after the oscillation is stopped. This
type of phenomenon takes place because the POC circuit does not generate an internal reset
signal (because the power supply voltage recovers before the low power supply voltage is
detected) even though the clock has stopped. If, by any chance, a malfunction has taken
place, remove the battery for a short time and put it back. In most cases, normal operation
will be resumed.
3. In order to prevent malfunction, be sure to input a low level to more than one of pins K
I0
to
K
I3
when POC is released due to supply voltage startup).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD65451 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65454 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65456 | EA-9HD Family Pamphlet | Pamphlet[09/2002] |
| UPD65458 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65461 | EA-9HD Family Pamphlet | Pamphlet[09/2002] |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD65370 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65371 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003] |
| UPD6537G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| UPD65443 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65443K9JD25F4NREA | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。