參數(shù)資料
型號(hào)： UPD6452CS-002
英文描述： On-Screen Display Circuit
中文描述： 屏幕顯示電路
文件頁(yè)數(shù)： 16/68頁(yè)
文件大?。?/td> 301K
代理商： UPD6452CS-002
16
μ
PD63, 63A, 64
3.2 K
I
Port/Special Ports (P1)
3.2.1 K
I
port (P
11
: bits 4-7 of P1)
The K
I
port is to the 4-bit input port for key entry.
The pin state can be read.
Software can be used to set the availability of the pull-down resistor of the K
I
port in 4-bit units by means of bit
5 of the P4 register.
When reset, the pull-down resistor is connected.
Table 3-3. K
I
/Special Port Register (P1)
Bit
b
7
b
6
b
5
b
4
b
3
b
2
b
1
b
0
Name
K
I3
K
I2
K
I1
K
I0
S
1
/LED
S
0
(Fixed to “1”)
b
2
: In INPUT mode, state of the S
0
pin is read (Read only).
In OFF mode, this bit is fixed to “1”.
: The state of the S
1
/LED pin is read regardless of INPUT/OUTPUT mode (Read only).
: The state of the K
I
pin is read (Read only).
b
3
b
4
-b
7
Caution In order to prevent malfunction, be sure to input a low level to more than one of pins K
I0
to K
I3
when reset is released (when RESET pin changes from low level to high level, or POC is released
due to supply voltage startup).
3.2.2 S
0
port (P1’s bit 2)
The S
0
port is the INPUT/OFF mode port.
The pin state can be read by setting this port to INPUT mode with bit 0 of the P4 register.
In INPUT mode, software can be used to set the availability of the pull-down resistor of the S
0
and S
1
/LED port
in 2-bit units by means of bit 4 of the P4 register.
If INPUT mode is canceled (thus set to OFF mode), the pin becomes high-impedance but it also makes that the
through current does not flow internally. In OFF mode, “1” can be read regardless of the pin state.
When reset, it is set to OFF mode, thus becoming high-impedance.
3.2.3 S
1
/LED (port bit 3 of P1)
The S
1
/LED port is the input/output port.
It uses bit 2 of the P4 register to set INPUT or OUTPUT mode. The pin state can be read in both INPUT mode
and OUTPUT mode.
When in INPUT mode, software can be used to set the availability of the pull-down resistor of the S
0
and
S
1
/LED ports in 2-bit units by means of bit 4 of the P4 register.
When in OUTPUT mode, the pull-down resistor is automatically disconnected thus becoming the remote control
transmission display pin (refer to
4. TIMER
).
When reset, it is placed in OUTPUT mode, and high level is output.
相關(guān)PDF資料
PDF描述
UPD6452GT-102 On-Screen Display Circuit
UPD6453 UPD6453 Data Sheet | Data Sheet[11/1990]
UPD6453CY-001 On-Screen Display Circuit
UPD6453GT-101 On-Screen Display Circuit
UPD6454CS-001 On-Screen Display Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD6452GT-102 制造商:未知廠家 制造商全稱:未知廠家 功能描述:On-Screen Display Circuit
UPD6453 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT CMOS LSI FOR 12 lines X 24 columns CHARACTER DISPLAY ON SCREEN
UPD6453CY 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT CMOS LSI FOR 12 lines X 24 columns CHARACTER DISPLAY ON SCREEN
UPD6453CY-001 制造商:未知廠家 制造商全稱:未知廠家 功能描述:On-Screen Display Circuit
UPD6453GT 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT CMOS LSI FOR 12 lines X 24 columns CHARACTER DISPLAY ON SCREEN
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*