參數(shù)資料
型號: UPD45128163G5-A10B
廠商: NEC Corp.
英文描述: 128M-bit Synchronous DRAM 4-bank, LVTTL
中文描述: 128兆位同步DRAM 4銀行,LVTTL
文件頁數(shù): 22/92頁
文件大?。?/td> 1107K
代理商: UPD45128163G5-A10B
Data Sheet M12650EJBV0DS00
22
μ
PD45128441, 45128841, 45128163
7. Mode Register
WT = 1
1
2
4
8
R
R
R
R
1
0
0
0
0
JEDEC Standard Test Set (refresh counter test)
BL
WT
LTMODE
0
0
1
x
x
Burst Read and Single Write
(for Write Through Cache)
0
1
Use in future
V
V
V
V
V
V
1
V
1
x
x
x
Vender Specific
BL
WT
LTMODE
0
0
0
0
0
Mode Register Set
V = Valid
x = Don’t care
WT = 0
1
2
4
8
R
R
R
Full page
Bits2-0
000
001
010
011
100
101
110
111
Burst length
Sequential
Interleave
0
1
Wrap type
/CAS latency
R
R
2
3
R
R
R
R
Bits6-4
000
001
010
011
100
101
110
111
Latency
mode
0
0
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
(A12)
BA0
(A13)
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
(A12)
BA0
(A13)
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
(A12)
BA0
(A13)
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
(A12)
BA0
(A13)
A0
A1
A2
A3
A4
A5
A7
A6
A8
A9
A10
A11
BA1
(A12)
BA0
(A13)
x
x
x
x
0
0
Remark
R : Reserved
CLK
CKE
/CS
/RAS
/CAS
/WE
A0 - A11,
BA0(13), BA1(A12)
Mode Register Set
Mode Register Set Timing
相關(guān)PDF資料
PDF描述
UPD45128163G5-A10B-9JF 128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163G5-A75 128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128163G5-A75-9JF 128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128441G5-A10B 128M-bit Synchronous DRAM 4-bank, LVTTL
UPD45128841G5-A10B 128M-bit Synchronous DRAM 4-bank, LVTTL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD45128163G5-A75-9JF 制造商:Elpida Memory Inc 功能描述:8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
UPD45128841G5-A75-9JF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 16M x 8, 54 Pin, Plastic, TSOP
UPD4516161AG5A109NF 制造商:NEC Electronics Corporation 功能描述:
UPD4516161AG5-A10-9NF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP
UPD4528BC 制造商:Panasonic Industrial Company 功能描述:IC