參數(shù)資料
型號： UPD44324085F5-E40-EQ2
廠商： NEC Corp.
英文描述： 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
中文描述： 36M條位條DDRII SRAM的分離I / O 2字爆發(fā)運作
文件頁數(shù)： 22/32頁
文件大?。?/td> 360K
代理商： UPD44324085F5-E40-EQ2
22
Preliminary Data Sheet
M16782EJ1V0DS
μ
PD44324085, 44324095, 44324185, 44324365
Scan Register Definition (1)
Register name
Description
Instruction register
The instruction register holds the instructions that are executed by the TAP controller when it is
moved into the run-test/idle or the various data register state. The register can be loaded when it is
placed between the TDI and TDO pins. The instruction register is automatically preloaded with the
IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register
The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial
test data to be passed through the RAMs TAP to another device in the scan chain with as little delay
as possible.
ID register
The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when
the controller is put in capture-DR state with the IDCODE command loaded in the instruction register.
The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR
state.
Boundary register
The boundary register, under the control of the TAP controller, is loaded with the contents of the
RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and
TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to
activate the boundary register.
The Scan Exit Order tables describe which device bump connects to each boundary register
location. The first column defines the bit’s position in the boundary register. The second column is
the name of the input or I/O at the bump and the third column is the bump number.
Scan Register Definition (2)
Register name
Bit size
Unit
Instruction register
3
bit
Bypass register
1
bit
ID register
32
bit
Boundary register
109
bit
ID Register Definition
Part number
Organization ID [31:28] vendor revision no.
ID [27:12] part no.
ID [11:1] vendor ID no.
ID [0] fix bit
μ
PD44324085
4M x 8
XXXX
0000 0000 0100 0101
00000010000
1
μ
PD44324095
4M x 9
XXXX
0000 0000 0100 0110
00000010000
1
μ
PD44324185
2M x 18
XXXX
0000 0000 0100 0111
00000010000
1
μ
PD44324365
1M x 36
XXXX
0000 0000 0100 1000
00000010000
1
相關(guān)PDF資料
PDF描述
UPD44324085 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324365F5-E40-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324085F5-E50-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324095F5-E50-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324185F5-E50-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W
UPD44324185BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324365BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*