參數(shù)資料
型號(hào)： UPD44165362F5-E50-EQ1
廠商： NEC Corp.
英文描述： 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
中文描述： 1800萬(wàn)位推出QDRII SRAM的2字爆發(fā)運(yùn)作
文件頁(yè)數(shù)： 8/32頁(yè)
文件大小： 385K
代理商： UPD44165362F5-E50-EQ1
8
Data Sheet M15824EJ7V
1
DS
μ
PD44165082, 44165182, 44165362
Truth Table
Operation
CLK
/R
/W
D or Q
WRITE cycle
L
→
H
X
L
Data in
Load address, input write data on
Input data
D
A
(A+0)
D
A
(A+1)
consecutive K and /K rising edge
Input clock
K( t )
↑
/K( t )
↑
READ cycle
L
→
H
L
X
Data out
Load address, output data on
Output data
Q
A
(A+0)
Q
A
(A+1)
consecutive C and /C rising edge
Output clock
/C(t+1)
↑
C(t+2)
↑
NOP (No operation)
L
→
H
H
H
D=X or Q=High-Z
STANDBY(Clock stopped)
Stopped
X
X
Previous state
Remarks 1.
H : High level, L : Low level,
×
: don’t care,
↑
: rising edge.
2.
Data inputs are registered at K and /K rising edges. Data outputs are delivered at C and /C rising edges
except if C and /C are HIGH then Data outputs are delivered at K and /K rising edges.
3.
All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of
K. All control inputs are registered during the rising edge of K.
4.
This device contains circuitry that will ensure the outputs will be in high impedance during power-up.
5.
Refer to state diagram and timing diagrams for clarification.
6.
It is recommended that K = /(/K) = C = /(/C) when clock is stopped. This is not essential but permits most
rapid restart by overcoming transmission line charging symmetrically.
相關(guān)PDF資料
PDF描述
UPD44321361GF-A75 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44321181 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44321181GF-A75 32M-BIT ZEROSB SRAM FLOW THROUGH OPERATION
UPD44323362F1-C40-FJ1 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
UPD44323362 32M-BIT CMOS SYNCHRONOUS FAST STATIC RAM 1M-WORD BY 36-BIT HSTL INTERFACE / REGISTER-REGISTER / LATE WRITE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44321182GF-A50(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W
UPD44324185BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 2M x 18 0.45ns 165-Pin BGA 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324362BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*