參數資料
型號: UPD44164184F5-E60-EQ1
廠商: NEC Corp.
英文描述: 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
中文描述: 1800萬位的SRAM 4條DDRII字爆發(fā)運作
文件頁數: 23/32頁
文件大小: 394K
代理商: UPD44164184F5-E60-EQ1
23
Data Sheet M15822EJ7V
1
DS
μ
PD44164084, 44164184, 44164364
TAP Controller State Diagram
Test-Logic-Reset
Run-Test / Idle
Select-DR-Scan
Capture-DR
Capture-IR
Shift-DR
Exit1-DR
Pause-DR
Exit2-DR
Update-DR
Update-IR
Exit2-IR
Pause-IR
Exit1-IR
Shift-IR
Select-IR-Scan
0
0
0
1
0
1
1
0
0
1
0
1
1
0
0
0
0
1
0
1
0
1
1
1
0
1
1
0
1
0
1
1
Disabling the Test Access Port
It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal
operation of the device, TCK must be tied to V
SS
to preclude mid level inputs.
TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and
may be left unconnected. But they may also be tied to V
DD
through a 1 k
resistor.
TDO should be left unconnected.
相關PDF資料
PDF描述
UPD44164084 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164364F5-E50-EQ1 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164184F5-E40-EQ1 18M-BIT DDRII SRAM 4-WORD BURST OPERATION
UPD44164185F5-E50-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44164185F5-E40-EQ1 18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
相關代理商/技術參數
參數描述
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述:
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA