參數(shù)資料
型號： UCN5818EPF
廠商： Allegro MicroSystems, Inc.
元件分類： 顯示驅動器
英文描述： BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS
中文描述： BiMOS II 32位串行輸入，鎖存消息來源現(xiàn)役F1車手- DMOS的上下拉伸機
文件頁數(shù)： 4/8頁
文件大小： 164K
代理商： UCN5818EPF
5818-F
32-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVERS
WITH ACTIVE-DMOS PULL-DOWNS
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
TRUTH TABLE
Serial
Data
Input
Shift Register Contents
Serial
Data
Output
Latch Contents
Output Contents
Clock
Input I
1
Strobe
Input
I
2
I
3
...
I
N-1
I
N
I
1
I
2
I
3
...
I
N-1
I
N
Blanking
I
1
I
2
I
3
... I
N-1
I
N
H
H
R
1
R
2
...
R
N-2
R
N-1
R
N-1
L
L
R
1
R
2
...
R
N-2
R
N-1
R
N-1
X
R
1
R
2
R
3
...
R
N-1
R
N
R
N
X
X
X
...
X
X
X
L
R
1
R
2
R
3
...
R
N-1
R
N
P
1
P
2
P
3
...
P
N-1
P
N
P
N
H
P
1
P
2
P
3
...
P
N-1
P
N
L
P
1
P
2
P
3
... P
N-1
P
N
X
X
X
...
X
X
H
L
L
L
... L L
L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State
Serial Data present at the input is transferred
to the shift register on the logic “0” to logic “1”
transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data
information towards the SERIAL DATA OUT-
PUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input
waveform.
Information present at any register is trans-
ferred to the respective latch when the STROBE
is high (serial-to-parallel conversion). The
latches will continue to accept new data as long as
the STROBE is held high. Applications where
the latches are bypassed (STROBE tied high) will
require that the BLANKING input be high during
serial data entry.
When the BLANKING input is high, the
output source drivers are disabled (OFF); the
DMOS sink drivers are ON, the information
stored in the latches is not affected by the
BLANKING input. With the BLANKING input
low, the outputs are controlled by the state of
their respective latches.
TIMING REQUIREMENTS
(T
A
= +25
°
C,V
DD
= 5 V, Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
75 ns
B.
Minimum Data Active Time After Clock Pulse
(Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
75 ns
C.
Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
150 ns
D.
Minimum Clock Pulse Width. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
150 ns
E.
Minimum Time Between Clock Activation and Strobe . . . . . . . . . . .
300 ns
F.
Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
100 ns
G.
Typical Time Between Strobe Activation and
Output Transistion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
500 ns
Timing is representative of a 3.3 MHz clock. Higher speeds may be attainable
with increased supply voltage; operation at high temperatures will reduce the
specified maximum clock frequency.
E F
CLOCK
DATA IN
STROBE
BLANKING
OUT
N
A D
B
C
G
Dwg. No. A-12,649A
相關PDF資料
PDF描述
UCN5823 BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS
UCN5910A HIGH-VOLTAGE BiMOS III 10-BIT SERIAL-INPUT, LATCHED DRIVERS
UCPL204-012D1 300KHZ -5V/ADJ INVERTING, NEGATIVE OUTPUT CURRENT MODE PWM REGULATOR
UCPL205-100D1(U1) Adjustable step-down, current-mode PWM DC-DC converters
UCPL207-104D1 3.3V Step down current mode PWM DC-DC converters
相關代理商/技術參數(shù)
參數(shù)描述
UCN-5818EPF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vacuum Fluorescent Display Driver
UCN5818EPF1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
UCN5818EPFTR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vacuum Fluorescent Display Driver
UCN5821 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS
UCN5821A 制造商:Allegro MicroSystems 功能描述:DARLINGTON DRIVER SERIAL 8BIT 5821
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*