- 您現在的位置：買賣IC網 > PDF目錄381163 > UCN5816EP (Allegro MicroSystems, Inc.) 4-TO-16 LINE LATCHED DECODER/DRIVERS PDF資料下載
參數資料
| 型號： | UCN5816EP |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | 4-TO-16 LINE LATCHED DECODER/DRIVERS |
| 中文描述： | 4至16線鎖存譯碼器/驅動器 |
| 文件頁數： | 4/4頁 |
| 文件大?。?/td> | 87K |
| 代理商： | UCN5816EP |
5816
4-TO-16 LINE LATCHED DECODER/DRIVERS
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Information present at the inputs is
transferred to the latches when the STROBE
is high. The latches will continue to accept
new data as long as the STROBE is held
high. With the STROBE in the low state, no
information can be loaded into the latches.
Depending on the four address inputs, the
4-to-16 line decoder enables one of the
16 output sink drivers. When the OUTPUT
ENABLE is high, all of the outputs are
disabled (OFF) without affecting the informa-
tion stored in the latches. When the OUT-
PUT ENABLE is low, the outputs are con-
trolled by the information in the latches.
When the CHIP ENABLE is low, all of the
outputs are disabled (OFF). With two de-
coder/drivers and an inverter, the CHIP
ENABLE function can be used for 5-to-32 line
decoding applications.
Q
= The output condition prior to the high-to-low transition of the STROBE input.
X = Irrelevant
CLEAR
STROBE
OUTPUT
INN
OUTN
A
C
B
C
B
G
D
E
F
A
C
B
G
E
p/o Dwg. No. A-10,895A
TIMING CONDITIONS
(Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Strobe Enabled
(Data Set-Up Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
50 ns
B.
Minimum Data Active Time After Strobe Disabled
(Data Hold Time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
50 ns
C.
Minimum Strobe Pulse Duration. . . . . . . . . . . . . . . . . . . . . . . . . . . .
125 ns
D.
Typical Time Between Strobe Activation and Output On to
Off Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
500 ns
E.
Typical Time Between Strobe Activation and Output Off to
On Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
500 ns
G.
Minimum Data Pulse Duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
225 ns
TRUTH TABLE
CHIP
ENABLE
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
X
IN
D
(MSB)
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
X
X
X
IN
C
IN
B
IN
A
(LSB)
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
X
X
X
OUTPUT
ENABLE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X
1
OUTPUTS
STROBE
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
X
X
(OFF unless otherwise specified)
OUT
0
ON
OUT
1
ON
OUT
2
ON
OUT
3
ON
OUT
4
ON
OUT
5
ON
OUT
6
ON
OUT
7
ON
OUT
8
ON
OUT
9
ON
OUT
10
ON
OUT
11
ON
OUT
12
ON
OUT
13
ON
OUT
14
ON
OUT
15
ON
Q
O
All OFF
All OFF
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
X
X
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
X
X
X
相關PDF資料 |
PDF描述 |
|---|---|
| UCN5818AF | BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS |
| UCN5818EPF | BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS |
| UCN5823 | BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS |
| UCN5910A | HIGH-VOLTAGE BiMOS III 10-BIT SERIAL-INPUT, LATCHED DRIVERS |
| UCPL204-012D1 | 300KHZ -5V/ADJ INVERTING, NEGATIVE OUTPUT CURRENT MODE PWM REGULATOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UCN-5816EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PACKAGE INFORMATION |
| UCN-5818A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
| UCN-5818A-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
| UCN5818AF | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS |
| UCN-5818AF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。