- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381163 > UCN5811 (Allegro MicroSystems, Inc.) BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS PDF資料下載
參數(shù)資料
| 型號： | UCN5811 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS |
| 中文描述： | BiMOS二12位串行輸入，鎖存源極驅(qū)動器 |
| 文件頁數(shù)： | 4/8頁 |
| 文件大?。?/td> | 156K |
| 代理商： | UCN5811 |
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
5811
BiMOS II 12-BIT
SERIAL-INPUT,
LATCHED SOURCE DRIVERS
Serial Data present at the input is transferred
to the shift register on the logic “0” to logic “1”
transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data
information towards the SERIAL DATA OUT-
PUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input
waveform.
Information present at any register is trans-
ferred to the respective latch when the STROBE
is high (serial-to-parallel conversion). The
latches will continue to accept new data as long as
the STROBE is held high. Applications where
the latches are bypassed (STROBE tied high) will
require that the BLANKING input be high during
serial data entry.
When the BLANKING input is high, the
output source drivers are disabled (OFF); the
DMOS sink drivers are ON, the information
stored in the latches is not affected by the
BLANKING input. With the BLANKING input
low, the outputs are controlled by the state of
their respective latches.
E F
CLOCK
DATA IN
STROBE
BLANKING
OUT
N
A D
B
C
G
Dwg. No. 12,649A
TIMING REQUIREMENTS
(T
A
= +25
°
C,V
DD
= 5 V, Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time)..........................................................................
75 ns
B.
Minimum Data Active Time After Clock Pulse
(Data Hold Time) .............................................................................
75 ns
C.
Minimum Data Pulse Width ................................................................
150 ns
D.
Minimum Clock Pulse Width...............................................................
150 ns
E.
Minimum Time Between Clock Activation and Strobe .......................
300 ns
F.
Minimum Strobe Pulse Width .............................................................
100 ns
G.
Typical Time Between Strobe Activation and
Output Transistion .........................................................................
500 ns
Timing is representative of a 3.3 MHz clock. Higher speeds may be attainable
with increased supply voltage; operation at high temperatures will reduce the
specified maximum clock frequency.
TRUTH TABLE
Serial
Data
Input
Shift Register Contents
Serial
Data
Output
Latch Contents
Output Contents
Clock
Input I
1
Strobe
Input
I
2
I
3
...
I
N-1
I
N
I
1
I
2
I
3
...
I
N-1
I
N
Blanklng
I
1
I
2
I
3
... I
N-1
I
N
H
H
R
1
R
2
...
R
N-2
R
N-1
R
N-1
L
L
R
1
R
2
...
R
N-2
R
N-1
R
N-1
X
R
1
R
2
R
3
...
R
N-1
R
N
R
N
X
X
X
...
X
X
X
L
R
1
R
2
R
3
...
R
N-1
R
N
P
1
P
2
P
3
...
P
N-1
P
N
P
N
H
P
1
P
2
P
3
...
X
X
P
N-1
P
N
X
L
H
P
1
P
2
P
3
... P
N-1
L
L
L
P
N
X
...
X
... L L
L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UCN5811A | BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS |
| UCN5816A | 4-TO-16 LINE LATCHED DECODER/DRIVERS |
| UCN5816EP | 4-TO-16 LINE LATCHED DECODER/DRIVERS |
| UCN5818AF | BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS |
| UCN5818EPF | BiMOS II 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS WITH ACTIVE-DMOS PULL-DOWNS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UCN5811A | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:BiMOS II 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS |
| UCN-5811A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
| UCN5811A1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| UCN-5811A-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
| UCN-5812A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STEPPER-MOTOR TRANSLATORS AND DRIVERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。