- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381141 > U6264ASG10LL (Electronic Theatre Controls, Inc.) +2.7V, Low-Power, 8-Channel, Serial 12-Bit ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | U6264ASG10LL |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | +2.7V, Low-Power, 8-Channel, Serial 12-Bit ADCs |
| 中文描述： | 標(biāo)準(zhǔn)8K的× 8的SRAM |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 177K |
| 代理商： | U6264ASG10LL |
1
December 12, 1997
U6264A
Standard 8K x 8 SRAM
DQ0 - DQ7. After the address
change, the data outputs go High-Z
until the new read information is
available. The data outputs have no
preferred state. If the memory is
driven by CMOS levels in the active
state, and if there is no change of
the address, data input and control
signals W or G, the operating cur-
rent (at I
O
= 0 mA) drops to the
value of the operating current in the
Standby mode. The Read cycle is
finished by the falling edge of E2 or
W, or by the rising edge of E1,
respectively.
Data retention is guaranteed down
to 2 V. With the exception of E2, all
inputs consist of NOR gates, so that
no pull-up/pull-down resistors are
required. This gate circuit allows to
achieve low power standby require-
ments by activation with TTL-levels
too.
If the circuit is inactivated by
E2 = L, the standby current (TTL)
drops to 150
μ
A typ.
p
ESD protection > 2000 V
(MIL STD 883C M3015.7)
Latch-up immunity > 100 mA
Packages: PDIP28 (600 mil)
SOP28 (300 mil)
SOP28 (330 mil)
p
p
Description
The U6264A is a static RAM manu-
factured using a CMOS process
technology with the following ope-
rating modes:
- Read
- Standby
- Write
- Data Retention
The memory array is based on a
6-transistor cell.
The circuit is activated by the rising
edge of E2 (at E1 = L), or the falling
edge of E1 (at E2 = H). The
address and control inputs open
simultaneously. According to the
information of W and G, the data
inputs, or outputs, are active.
During the active state (E1 = L and
E2 = H), each address change
leads to a new Read or Write cycle.
In a Read cycle, the data outputs
are activated by the falling edge of
G, afterwards the data word read
will be available at the outputs
Features
p
p
p
8192 x 8 bit static CMOS RAM
70 and 100 ns Access Times
Common data inputs and
outputs
Three-state outputs
Typ. operating supply current
70 ns: 45 mA
100 ns: 37 mA
Data retention current
at 3 V: < 10
μ
A (standard)
Standby current standard < 30
μ
A
Standby current low power
(L) < 10
μ
A
Standby current very low power
(LL) < 1
μ
A
Standby current for LL-version
at 25
°
C and 5 V: typ. 50 nA
TTL/CMOS-compatible
Automatic reduction of power
dissipation in long Read or Write
cycles
Power supply voltage 5 V
Operating temperature ranges:
0 to 70
°
C
-25 to 85
°
C
-40 to 85
°
C
Quality assessment according to
CECC 90000, CECC 90100 and
CECC 90111
p
p
p
p
p
p
p
p
p
p
p
p
Pin Description
Signal Name
Signal Description
A0 - A12
DQ0 - DQ7
Address Inputs
Data In/Out
Chip Enable 1
Chip Enable 2
Output Enable
Write Enable
Power Supply Voltage
Ground
not connected
E1
E2
G
W
VCC
VSS
n.c.
Pin Configuration
1
2
3
n.c.
A12
A7
VCC
W (WE)
E2 (CE2)
28
27
26
4
5
6
7
8
9
10
11
A6
A5
A4
A3
A2
A1
A0
A8
A9
A11
G (OE)
A10
E1 (CE1)
DQ7
DQ6
25
24
23
22
21
20
19
18
12
13
14
DQ1
DQ2
VSS
DQ5
DQ4
DQ3
17
16
15
DQ0
PDIP
SOP
Top View
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| U6264ASK07 | +2.7V, Low-Power, 8-Channel, Serial 12-Bit ADCs |
| U6264ASK07LL | +2.7V, Low-Power, 8-Channel, Serial 12-Bit ADCs |
| U6264ASK10 | STANDARD 8K X 8 SRAM |
| U6264ASK10L | Complete, Isolated RS-485/RS-422 Data Interface |
| U6264ASK10LL | STANDARD 8K X 8 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| U6264ASK07 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD 8K X 8 SRAM |
| U6264ASK07L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD 8K X 8 SRAM |
| U6264ASK07LL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD 8K X 8 SRAM |
| U6264ASK10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD 8K X 8 SRAM |
| U6264ASK10L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STANDARD 8K X 8 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。