- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69283 > TWL6030B1A0CMRR (TEXAS INSTRUMENTS INC) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187 PDF資料下載
參數(shù)資料
| 型號： | TWL6030B1A0CMRR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187 |
| 封裝： | 7 X 7 MM, 0.40 MM PITCH, GREEN, FCBGA-187 |
| 文件頁數(shù)： | 72/97頁 |
| 文件大小： | 937K |
| 代理商： | TWL6030B1A0CMRR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
SWCS045-016
VBUS_IADP_SRC
VBUS
VADP_PRB
Time interval
measurement
Upper
limit
Lower
limit
VBUS_IADP_SINK
ADP probing and sensing
control
32.768-kHz crystal clock
ADP interrupt
ADP_MODE[1:0]
T_ADP_HIGH[7:0]
T_ADP_LOW[7:0]
T_ADP_RISE[7:0]
VADP_SNS
SWCS045B
– SEPTEMBER 2010 – REVISED JUNE 2011
ADP on VBUS Line
The ADP feature allows the device to detect when a remote device is attached or detached. The ADP detects the
change in VBUS capacitance that occurs when two devices are attached or detached. The capacitance is
detected by first discharging (VBUS_IADP_SINK) the VBUS line and then measuring the time it takes for VBUS
to charge to a VADP_PRB voltage level with a VBUS_IADP_SRC current source. The change in the capacitance
is detected by looking for a change in the T_ADP_RISE charge time. This operation is called ADP probing, which
is allowed only for an A-device.
If an A-device is attached to a B-device, and both support ADP features, the A-device performs ADP probing and
the B-device performs ADP sensing. During ADP sensing, the B-device searches for ADP probing activity on the
VBUS line. If ADP probing activity is detected, the B-device determines that the A-device is still attached.
As shown in Figure 17, the ADP module has timing register bits (T_ADP_HIGH, T_ADP_LOW, T_ADP_RISE),
control logic, a current source (VBUS_IADP_SRC), a current sink (VBUS_IADP_SINK), and two comparators:
ADP probing (VADP_PRB) and ADP sensing (VADP_SNS).
Figure 17. Attach Detection Protocol Scheme
Figure 18 shows the ADP timing diagram.
74
Copyright
2010–2011, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| PWR-82330-160K | BRUSHLESS DC MOTOR CONTROLLER, 10 A, DIP50 |
| PWR-82330-270Q | BRUSHLESS DC MOTOR CONTROLLER, 10 A, DIP50 |
| PWR-82330-410Y | BRUSHLESS DC MOTOR CONTROLLER, 10 A, DIP50 |
| PWR-82330-530Z | BRUSHLESS DC MOTOR CONTROLLER, 10 A, DIP50 |
| PWR-82330-580K | BRUSHLESS DC MOTOR CONTROLLER, 10 A, DIP50 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TWL6030B1A4CMR | 功能描述:PMIC 解決方案 FULLY INTEGRATED PWR MANAGEMENT RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| TWL6030B1A4CMRR | 功能描述:PMIC 解決方案 Fully Integrated Pwr Mgmt RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| TWL6030B1AACMR | 功能描述:PMIC 解決方案 Fully Integrated Pwr Mgmt RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| TWL6030B1AACMRR | 功能描述:PMIC 解決方案 Fully Integrated Pwr Mgmt RoHS:否 制造商:Texas Instruments 安裝風格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel |
| TWL6032 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fully Integrated Power Management with Power Path and Battery Charger |
發(fā)布緊急采購，3分鐘左右您將得到回復。