參數(shù)資料
型號(hào): TUA6010XS
廠商: INFINEON TECHNOLOGIES AG
元件分類: 調(diào)諧器
英文描述: 2-BAND, VIDEO TUNER, PDSO28
封裝: 1 MM HEIGHT, PLASTIC, TSSOP-28
文件頁(yè)數(shù): 8/32頁(yè)
文件大?。?/td> 508K
代理商: TUA6010XS
Functional Description
3 - 9
TUA 6010XS
preliminary
Wireless Components
Specification, August 1999
The software-switched ports P0, P1, P2 are general-purpose open-collector
outputs. The test bit T1 = 1, switches the test signals fref (4 MHz / 64) and Cy
(divided input signal) to P0 and P1 respectively. P0, P1, P2 are bidirectional.
The lock detector resets the lock flag FL when the width of the charge pump cur-
rent pulses is greater than the period of the crystal oscillator (i.e. 250 ns).
Hence, when FL = 1, the maximum deviation of the input frequency from the
programmed frequency is given by
f = ± I
P (KVCO / fQ) (C1+C2) / (C1C2)
where IP is the charge pump current, KVCO the VCO gain, fQ the crystal oscilla-
tor frequency and C1, C2 the capacitances in the loop filter (see application cir-
cuit). As the charge pump pulses at 62.5 kHz (= fref), it takes a maximum of
16
s for FL to be reset after the loop has lost lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than
250 ns for eight consecutive fref periods. Therefore it takes between 128 and
144
s for FL to be set after the loop regains lock.
3.4.3
I2C-Bus Interface
Data is exchanged between the processor and the PLL via the I2C bus. The
clock is generated by the processor (input SCL), while pin SDA functions as an
input or output depending on the direction of the data (open collector, external
pull-up resistor). Both inputs have hysteresis and a low-pass characteristic,
which enhance the noise immunity of the I2C bus.
The data from the processor pass through an I2C bus controller. Depending on
their function the data are subsequently stored in registers. If the bus is free,
both lines will be in the marking state (SDA, SCL are HIGH). Each telegram
begins with the start condition and ends with the stop condition. Start condition:
SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH
while SCL remains HIGH. All further information transfer takes place during
SCL = LOW, and the data is forwarded to the control logic on the positive clock
edge.
The table 1 ”bit allocation” should be referred to the following description. All
telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during
which the control logic returns the SDA line to LOW (acknowledge condition).
The first byte is comprised of seven address bits. These are used by the pro-
cessor to select the PLL from several peripheral components (chip select). The
LSB bit (R/W) determines whether data are written into (R/W = 0) or read from
(R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the
first or third data byte determines whether a divider ratio or control information
is to follow. In each case the second byte of the same data type has to follow
the first byte.
If the address byte indicates a READ operation, the PLL generates an acknowl-
edge and then shifts out the status byte onto the SDA line. If the processor gen-
erates an acknowledge, a further status byte is output; otherwise the data line
相關(guān)PDF資料
PDF描述
TUA6010XS VIDEO TUNER, PDSO28
TUA6014-K 2-BAND, VIDEO TUNER, PDSO28
TUA6014-S 2-BAND, VIDEO TUNER, PDSO28
TUA6014XS 2-BAND, VIDEO TUNER, PDSO28
TUA6012XS 2-BAND, VIDEO TUNER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TUA6012 制造商:SIEMENS 制造商全稱:Siemens Semiconductor Group 功能描述:Components for Entertainment Electronics
TUA6012XS 制造商:SIEMENS 制造商全稱:Siemens Semiconductor Group 功能描述:Components for Entertainment Electronics
TUA6014-K 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Components for Entertainment Electronics
TUA6014-S 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Components for Entertainment Electronics
TUA6014XS 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Components for Entertainment Electronics