- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373747 > TTRN012G53XE1 TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer PDF資料下載
參數(shù)資料
| 型號： | TTRN012G53XE1 |
| 英文描述： | TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| 中文描述： | TTRN012G5（2.5 Gb /秒）和TTRN012G7（2.5 Gb /秒和2.7 Gb /秒）時鐘合成器，16:1數(shù)據(jù)復(fù)用器 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 394K |
| 代理商： | TTRN012G53XE1 |
Preliminary Data Sheet
August 2000
TTRN012G5 and TTRN012G7
Clock Synthesizer, 16:1 Data Multiplexer
7
Lucent Technologies Inc.
Pin Information
(continued)
Table 2. Pin Descriptions—155.52 Mbits/s and Related Signals
(continued)
* Differential pairs are indicated by P and N suffixes. For nondifferential pins, N at the end of the symbol name designates active-low.
I = input, O = output. I
u
indicates an internal pull-up resistor on this pin.
Pin
53
52
43
44
42
Symbol
*
CK155P
CK155N
PHADJ1
PHADJ0
CLKMODE
Type
O
Level
LVPECL
Name/Description
Clock Output (155 MHz).
155 MHz differential clock output.
I
u
CMOS
Phase Adjust.
Adjusts phase of CK155P/N in 90 degree steps.
I
u
CMOS
Clock Mode Select.
Selects clockless data transfer mode.
0 = clockless transfer
1 or no connection = contra clock
Parity Input over Data (D[15:0]).
57
56
50
49
PARITYP
PARITYN
VALIDP
VALIDN
I
LVPECL
O
LVPECL
Parity Check Output.
Validates the input of PARITYP/N.
0 = parity check does not agree with input PARITYP/N pins
1 = parity check agrees
Loss of Lock (Active-Low).
0 = PLL out of lock.
External Automatic Phase Adjust (Active-Low).
Adjusts the
155 MHz clock output, CK155P/N.
0 = adjust phase of 155 MHz clock to data upon next transition
of the D0P/N input signal
1 = no adjust
Must be held low until the first rising transition of D0P/N.
Monitor Automatic Phase Adjust.
Indicates when a phase
adjustment in the automatic phase adjust block occurs.
Reference Clock Input (155 MHz).
This clock is required.
When applying the REFCLKP/N, set the REFCLKP/N to one of
the following frequencies:
33
41
LCKLOSSN
EXTADJN
O
I
u
CMOS
CMOS
47
46
105
106
MONAPAP
MONAPAN
REFCLKP
REFCLKN
O
LVPECL
I
LVPECL
I
155.52 MHz if using the TRCV012G5, or the TRCV012G7 at
the 0C-48/STM-16 rate of 2.48832 GHz.
I
166.62 MHz if using the TRCV012G7 at the RS FEC
0C-48/STM-16 rate of 2.66606 GHz.
Loop Filter PLL.
Connect LFP to VCP, and LFN to VCN.
112
111
113
110
LFP
LFN
VCP
VCN
I
Analog
I
Analog
VCO Control.
Connect VCP to LFP, and VCN to LFN.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TTRN012G73XE1 | TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G5 | TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G7 | TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G5 | Clock Synthesizer, 16:1 Data Multiplexer(2.5 Gbits/s)(時鐘合成器，16：1數(shù)據(jù)多路復(fù)用器(2.5 G位/秒)) |
| TTRN012G7 | Clock Synthesizer, 16:1 Data Multiplexer(2.5 Gbits/s and 2.7 Gbits/s)(時鐘合成器，16：1數(shù)據(jù)多路復(fù)用器(2.5 G位/秒和2.7 G位/秒）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TTRN012G7 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G73XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTR-RED | 功能描述:打印機(jī) Ribbon, Resin, 4.33" W x 299’ L, for use RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
| TTRW2-BL | 功能描述:打印機(jī) Ribbon, Wax, 2.50" W x 280’ L, for use w RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
| TTRW-BL | 功能描述:打印機(jī) Ribbon Wax 4.33" W x 299’ L RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。