- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98301 > TSC2008IYZGR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, BGA12 PDF資料下載
參數(shù)資料
| 型號： | TSC2008IYZGR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, BGA12 |
| 封裝： | 2 X 1.50 MM, GREEN, DSBGA-12 |
| 文件頁數(shù)： | 20/40頁 |
| 文件大?。?/td> | 1028K |
| 代理商： | TSC2008IYZGR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
12-Bit Operation
8-Bit Operation
www.ti.com.......................................................................................................................................................... SBAS406B – JUNE 2008 – REVISED MARCH 2009
For 12-bit operation, sending the conversion result across the SPI bus takes 16 or 24 bus clocks (SCLK clock);
see Figure 31 and Figure 30. There is an additional SCLK to be added to accommodate the cycle overhead (time
between consecutive cycles) so that the total bus cycle time used for calculating the throughput is actually 17 or
25 bus clocks (SCLK clock), respectively. Using a TSC2046-compatible SDO output mode or an SDO-adjusted
output mode does not affect the transmission time.
Seven sample-and-conversions take (19 x 7) internal clocks to complete. The MAV filter loop requires 19 internal
clocks. For VDD = 1.2V, the complete processed data cycle time calculations are shown in Table 6. Because the
first acquisition cycle overlaps with the I/O cycle, four CCLKs must be deducted from the total CCLK cycles. The
total time required is (19 × 7 + 19) – 4 = 148 CCLKs plus I/O.
For 8-bit operation, sending the conversion result across the SPI bus takes 8, 16, or 24 bus clocks (SCLK clock);
see Figure 33, Figure 32, and Figure 30. There is an additional SCLK to be added to accommodate the cycle
overhead (time between consecutive cycles) so that the total bus cycle time used for calculating the throughput is
actually 9, 17, or 25 bus clocks (SCLK clock), respectively. Sending the conversion result takes 17 or 25 SCLKs
using 8-bit resolution and a TSC2046-compatible SDO output mode. If an SDO-adjusted output mode is used
with 8-bit resolution, it takes only 9 or 17 SCLKs to send the result back to host.
Seven sample-and-conversions take (16 x 7) internal clocks to complete. The MAV filter loop takes 19 internal
clocks. For VDD = 1.2V, the complete processed data cycle time calculations are shown in Table 6. Because the
first acquisition cycle is overlapped with the I/O cycle, four CCLKs must be deducted from the total CCLK cycles.
The total time required is (16 × 7 + 19) – 4 = 127 CCLKs plus I/O.
Table 6. Measurement Cycle Time Calculations(1)(2)
fSCLK = 100kHz (Period = 10s)
8-Bit
17 × 10
s + 127 × 322.6ns = 211.0s
12-Bit
25 × 10
s + 148 × 645.2ns = 345.5s
fSCLK = 1MHz (Period = 1s)
8-Bit
17 × 1
s + 127 × 322.6ns = 58.0s
12-Bit
25 × 1
s + 148 × 645.2ns = 120.5s
fSCLK = 2MHz (Period = 500ns)
8-Bit
17 × 500ns + 127 × 322.6ns = 49.5
s
12-Bit
25 × 500ns + 148 × 645.2ns = 108.0
s
fSCLK = 2.5MHz (Period = 400ns)
8-Bit
17 × 400ns + 127 × 322.6ns = 47.8
s
12-Bit
25 × 400ns + 148 × 645.2ns = 105.5
s
fSCLK = 4MHz (Period = 250ns)
8-Bit
17 × 250ns + 127 × 322.6ns = 45.2
s
12-Bit
25 × 250ns + 148 × 645.2ns = 101.7
s
fSCLK = 10MHz (Period = 100ns)
8-Bit
17 × 100ns + 127 × 322.6ns = 42.7
s
12-Bit
25 × 100ns + 148 × 645.2ns = 98.0
s
fSCLK = 16MHz (Period = 62.5ns)
8-Bit
17 × 62.5ns + 127 × 322.6ns = 42.0
s
12-Bit
25 × 62.5ns + 148 × 645.2ns = 97.1
s
fSCLK = 25MHz (Period = 40ns)
8-Bit
17 × 40ns + 127 × 322.6ns = 41.7
s
12-Bit
25 × 40ns + 148 × 645.2ns = 96.5
s
(1)
8-bit mode cycle time is calculated based on SDO-adjusted output mode.
(2)
CCLK period used for calculation is worst-case at 1.2V supply, 322.6ns.
Copyright 2008–2009, Texas Instruments Incorporated
27
Product Folder Link(s): TSC2008
相關PDF資料 |
PDF描述 |
|---|---|
| TSC2008IYZGT | SPECIALTY CONSUMER CIRCUIT, BGA12 |
| TSC2008TRGVRQ1 | SPECIALTY CONSUMER CIRCUIT, PQCC16 |
| TSC2046EIPWG4 | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| TSC2046IGQCR | SPECIALTY CONSUMER CIRCUIT, PBGA48 |
| TSC2046IPWR | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSC2008IYZGT | 功能描述:觸摸屏轉換器和控制器 Nano-Pwr Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC2008-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with SPIa?￠ |
| TSC2008RGVR | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with SPI? |
| TSC2008RGVT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Micro TOUCH SCREEN CONTROLLER with SPI⑩ |
| TSC2008TRGVRQ1 | 功能描述:觸摸屏轉換器和控制器 AC Nano-Pwr Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。