參數(shù)資料
型號(hào): TSB43AB21A
英文描述: IC ARRIA GX FPGA 60K 484FBGA
中文描述: OHCI的1.1。 1394鏈路層控制器集成了1394。達(dá)400Mbps。 1端口物理層(PHY)
文件頁(yè)數(shù): 1/159頁(yè)
文件大小: 1085K
代理商: TSB43AB21A
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
IEEE-1394 LINK-LAYER CONTROLLER/400M-PHY ONE-CHIP
TSB43LV81
SLLS403-December 1999
PRODUCTION DATA information is current
as of publication date. Products conform to
specifications
per
the
Instruments standard warranty. Production
processing does not necessarily include testing
of all parameters.
Page 1
terms
of
Texas
Copy right 1999, Texas Instruments Japan
Fully Interoperable with FireWire
Implementation of IEEE-1394 (1995) and
IEEE1394.a compliant
Interfaces Directly to Texas Instruments
TSB11LV01,TSB21LV03 and TSB41LV0X
Physical Layer Devices (100/200/400 Mbps) by
AUX I/O for more port or Isolation
Single 3.3V Supply Operation with 5V Tolerance
using 5V bias pins.
400M-PHY One port integrated
Automated Read Response for Config-ROM
registers
Automated Single Retry Protocol and Split
Transaction control
Support up to 4 initiators by automated
Transaction and could support more by
firmware(SBP2 Protocol)
Management ORB fetch command/Linked
Command ORB fetch protocol command/Auto
address increment DMA both of direct/indirect
addressing(SBP2 Protocol)
Introduction
Automated PageTable Fetch for DataTransfer
Automated Status Report to Initiator at End of
DMA
8/16Bits asynchronous/synchronous DMA I/F
include SCSI and ATAPI like handshake
Asynchronous Transmit Data automatic
Packetizer DMA/Asynchronous Data Fetch and
dePacketizer DMA(Compliant to SBP2
requirements)
8/16bits Data/Address multiplex Microcontroler
and 8/16bits separated Data/Address bus
3RAM configuration can support High
performance for command exchange and DMA
Asynchronous Command FIFO
: 512 Bytes
Config ROM/LOG FIFO
: 512 Bytes
DMA FIFO
: 4720Bytes
1.
1.1.
Description
The TSB43LV81 provide a high-performance IEEE1394-1995 and IEEE1394.a interface with capability transfer and
receive up to 400Mbps proper-formatted packet. The TSB43LV81 have high-performance internal SBP-2 Protocol
engine, and it can provide high speed ORB exchange between SBP-2 initiators and own node. That means this
TSB43LV81 act as SBP-2 target node. Data packet FIFO has 4096Byte at maximum and Command FIFO has 512Byte at
maximum.
The TSB43LV81 can be used for another purpose such as DPP (Direct Printer Protocol) by address sorting for received
packet. Address filtering for in coming write request packet can correctly sort data packet that sent by peer DPP devices.
Both two protocols could be existing in this TSB43LV81 in same time, and internal ConfigRom CSR can correctly
response for peer Initiator or DPP device.
By above internal high performance feature, external controller can easily make SBP-2 target device and DPP devices.
This document is not intended to serve as tutorial on the 1394, SBP-2, and DPP protocol. User should refer each
documentation.
相關(guān)PDF資料
PDF描述
TSB43AB21A-EP IC ARRIA GX FPGA 60K 1152FBGA
TSB43AA82I 1394 INTEGRATED PHY AND LINK LAYER CONTROLLER
TSB43CA43AGGW TI iceLynx-Micro⑩ IEEE 1394a-2000 Consumer Electronics Solution
TSB43CB43AIGGW TI iceLynx-Micro⑩ IEEE 1394a-2000 Consumer Electronics Solution
TSB43AA22 INTEGRATED 1394A 2000 OHCI PHY LINK LAYER CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB43AB21A-EP 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller
TSB43AB21AI 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB21AIPDT 功能描述:1394 接口集成電路 OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AB21AIPDTEP 功能描述:1394 接口集成電路 Mil Enh Int OCHI pHY Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AB21APDT 功能描述:1394 接口集成電路 OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray