參數(shù)資料
型號(hào)： TSB12LV26PZ
廠(chǎng)商： Texas Instruments, Inc.
英文描述： OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述： OHCI的山貓基于PCI的1394主控制器
文件頁(yè)數(shù)： 71/106頁(yè)
文件大小： 605K
代理商： TSB12LV26PZ
5
–
15
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Figure 5
–
22. Asynchronous Block Transmit With Automatic Header Insertion at 400 Mbps
5.2.6
Asynchronous Packet Transmit Without Automatic Header Insertion
Upon receiving a high on DMREADY, the following sequence of operations are performed:
Step 1:
DMDONE will be asserted low (deactivated) at the next DMCLK cycle.
Step 2:
DMPRE will pulse for one DMCLK cycle before the header quadlets are sent.
Step 3:
The data mover will fetch the headers by asserting DMRW high.
Step 4:
The data mover will then load the headers into the header0
–
header3 registers and request
the data to be transmitted out on the 1394 bus by the link core.
Step 5:
The link will fetch the headers.
Step 6:
DMPRE will pulse for one DMCLK cycle before the first data quadlet is sent.
Step 7:
The data mover will then begin to fetch the data payload by asserting DMRW high.
Step 8:
When the link core has fetched the last data quadlet, the data mover waits until the
destination node returns an
ack_complete
immediate response. If an
ack_complete
is not
received, the data mover will assert DMERROR high and become disabled.
Figure 5
–
23 and Figure 5
–
24 show the timing diagram for this mode for the quadlet transmit and the block
transmit cases, respectively. For simplicity, a data block size of three quadlets was selected in Figure 5
–
24.
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Header Quadlets
Data Quadlet
Figure 5
–
23. Asynchronous Quadlet Transmit Without Automatic Header Insertion at 400 Mbps
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Header Quadlets
Data Quadlets
Figure 5
–
24. Asynchronous Block Transmit Without Automatic Header Insertion at 400 Mbps
相關(guān)PDF資料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV26PZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成電路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV31 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*