- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371188 > TSA5059AT (NXP SEMICONDUCTORS) RES,Wirewound,100Ohms,400WV,5+/-% Tol,200ppm-TC,6350-Case PDF資料下載
參數(shù)資料
| 型號(hào)： | TSA5059AT |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | RES,Wirewound,100Ohms,400WV,5+/-% Tol,200ppm-TC,6350-Case |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2700 MHz, PDSO16 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT-109-1, SOP-16 |
| 文件頁(yè)數(shù)： | 7/24頁(yè) |
| 文件大?。?/td> | 118K |
| 代理商： | TSA5059AT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
2000 Oct 24
7
Philips Semiconductors
Product specification
2.7 GHz I
2
C-bus controlled low phase
noise frequency synthesizer
TSA5059A
Table 2
Explanation of Table 1
Address selection
The module address contains programmable address bits (MA1 and MA0), which offer the possibility of having
up to 4 synthesizers in one system. The relationship between MA1 and MA0 and the input voltage at pin AS is given in
Table 3.
Table 3
Address selection
Note
1.
This address is selected by connecting a 15 k
resistor between pin AS and pin V
CC
.
Status at Power-On Reset (POR)
At power-on or when the supply voltage drops below approximately 2.75 V internal registers are set according to Table 4.
Table 4
Status at Power-on reset; note 1
Notes
1.
2.
X = don’t care.
At Power-on reset, all output ports are in high-impedance state.
BIT
DESCRIPTION
MA1 and MA0
A
N16 to N0
PE
R3 to R0
C1 and C0
XCE
XCS
T2, T1 and T0
P3, P2 and P1
P0
programmable address bits; see Table 3
acknowledge bit
programmable main divider ratio control bits; N = N16
×
2
16
+ N15
×
2
15
+ ... + N1
×
2
1
+ N0
prescaler enable (prescaler by 2 is active when bit PE = 1)
programmable reference divider ratio control bits; see Table 8
charge pump current select bits; see Table 9
XT/COMP enable; XT/COMP output active when bit XCE = 1; see Table 10
XT/COMP select; signal select when bit XCE = 1; test mode enable when bit XCE = 0; see Table 10
test mode select when bit XCE = 0 and bit XCS = 1; see Table 10
Port P3, P2 and P1 output states
Port P0 output state, except in test mode; see Table 10
MA1
MA0
VOLTAGE APPLIED TO PIN AS
0
0
1
1
0
1
0
1
0 to 0.1V
CC
open-circuit
0.4V
CC
to 0.6V
CC
; note 1
0.9V
CC
to V
CC
BYTE
DESCRIPTION
MSB
LSB
CONTROL
BIT
1
2
3
4
5
address
programmable divider
programmable divider
control data
control data
1
0
X
1
0
1
X
X
X
0
0
X
X
X
0
0
X
X
X
1
0
X
X
X
MA1
X
X
X
1
(2)
MA0
X
X
X
X
(2)
0
X
X
X
A
A
A
A
A
X
(2)
X
(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA5059ATS | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059TS | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059 | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059T | 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSC2200 | PDA ANALOG INTERFACE CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA5059AT/C2,518 | 制造商:NXP Semiconductors 功能描述: |
| TSA5059ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5059ATS/C1,118 | 功能描述:鎖相環(huán) - PLL 2,7GHZI2C BUS RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| TSA5059ATS/C2,118 | 制造商:NXP Semiconductors 功能描述: |
| TSA5059T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2.7 GHz I2C-bus controlled low phase noise frequency synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。