- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368683 > TS87C52X2-VCEB 8-bit CMOS Microcontroller 0-60 MHz PDF資料下載
參數(shù)資料
| 型號： | TS87C52X2-VCEB |
| 英文描述： | 8-bit CMOS Microcontroller 0-60 MHz |
| 中文描述： | 8位CMOS微控制器0-60兆赫 |
| 文件頁數(shù)： | 16/54頁 |
| 文件大小： | 626K |
| 代理商： | TS87C52X2-VCEB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
16
Rev. B - Jan. 25, 1999
Preliminary
TS80C52X2
Table 6. T2CON Register
T2CON - Timer 2 Control Register (C8h)
7
Reset Value = 0000 0000b
Bit addressable
6
5
4
3
2
1
0
TF2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2#
CP/RL2#
Bit
Number
Bit
Mnemonic
Description
7
TF2
Timer 2 overflow Flag
Must be cleared by software.
Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.
6
EXF2
Timer 2 External Flag
Set when a capture or a reload is caused by a negative transition on T2EX pin if EXEN2=1.
When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is enabled.
Must be cleared by software. EXF2 doesn’t cause an interrupt in Up/down counter mode (DCEN = 1)
5
RCLK
Receive Clock bit
Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.
4
TCLK
Transmit Clock bit
Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3
EXEN2
Timer 2 External Enable bit
Clear to ignore events on T2EX pin for timer 2 operation.
Set to cause a capture or reload when a negative transition on T2EX pin is detected, if timer 2 is not used to
clock the serial port.
2
TR2
Timer 2 Run control bit
Clear to turn off timer 2.
Set to turn on timer 2.
1
C/T2#
Timer/Counter 2 select bit
Clear for timer operation (input from internal clock system: F
OSC
).
Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock out mode.
0
CP/RL2#
Timer 2 Capture/Reload bit
If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2 overflow.
Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1.
Set to capture on negative transitions on T2EX pin if EXEN2=1.
相關PDF資料 |
PDF描述 |
|---|---|
| TS87C52X2-VCED | 8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCER | 8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJB | 8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJD | 8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJR | 8-bit CMOS Microcontroller 0-60 MHz |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TS87C52X2-VCED | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCER | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJB | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJD | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:8-bit CMOS Microcontroller 0-60 MHz |
| TS87C52X2-VCJR | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:8-bit CMOS Microcontroller 0-60 MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復。