參數(shù)資料
型號: TS8388BVGL
廠商: ATMEL CORP
元件分類: ADC
英文描述: ADC 8-bit 1 GSPS
中文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68
封裝: CERAMIC, BGA-68
文件頁數(shù): 48/57頁
文件大小: 1276K
代理商: TS8388BVGL
48
TS8388B
2144C–BDC–04/03
Definitions
Definition of
Terms
(BER) Bit Error Rate
Probability to exceed a specified error threshold for a sample. An error code is a code that dif-
fers by more than
±
4 lsb from the correct code.
(FPBW) Full Power
Input Bandwidth
Analog input frequency at which the fundamental component in the digitally reconstructed out-
put has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for
input at Full Scale.
(SINAD) Signal to Noise
and Distortion Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS
sum of all other spectral components, including the harmonics except DC.
(SNR) Signal to Noise
Ratio
Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below Full Scale, to the RMS
sum of all other spectral components excluding the five first harmonics.
(THD) Total Harmonic
Distorsion
Ratio expressed in dBc of the RMS sum of the first five harmonic components, to the RMS
value of the measured fundamental spectral component.
(SFDR) Spurious Free
Dynamic Range
Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below Full Scale, to the RMS
value of the next highest spectral component (peak spurious spectral component). SFDR is
the key parameter for selecting a converter to be used in a frequency domain application
(Radar systems, digital receiver, network analyzer, etc.). It may be reported in dBc (i.e.:
degrades as signal levels is lowered), or in dBFS (i.e.: always related back to converter full
scale).
(ENOB) Effective
Number Of Bits
Where A is the actual input amplitude and V is the full scale range of the ADC under test.
(DNL) Differential Non
Linearity
The Differential Non Linearity for an output code i is the difference between the measured step
size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum
value of all DNL (i). DNL error specification of less than 1 lsb guarantees that there are no
missing output codes and that the transfer function is monotonic.
(INL) Integral Non
Linearity
The Integral Non Linearity for an output code i is the difference between the measured input
voltage at which the transition occurs and the ideal value of this transition.
INL (i) is expressed in LSBs, and is the maximum value of all |INL (i)|.
(DG) Differential Gain
The peak gain variation (in percent) at five different DC levels for an AC signal of 20% Full
Scale peak to peak amplitude. F
IN
= 5 MHz (TBC).
(DP) Differential Phase
Peak Phase variation (in degrees) at five different DC levels for an AC signal of 20% Full
Scale peak to peak amplitude. F
IN
= 5 MHz (TBC).
(TA) Aperture Delay
Delay between the rising edge of the differential clock inputs (CLK, CLKB) (zero crossing
point), and the time at which (V
IN
, V
INB
) is sampled.
SINAD - 1.76 + 20 log (A/V/2)
6.02
ENOB =
相關(guān)PDF資料
PDF描述
TSEV8388BF ADC 8-bit 1 GSPS
TSEV8388BFZA2 ADC 8-bit 1 GSPS
TSEV8388BGL ADC 8-bit 1 GSPS
TSEV8388BGLZA2 ADC 8-bit 1 GSPS
TS8388BCFS ADC 8-bit 1 GSPS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
TS83C196KD20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller