- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365961 > TS83102G0CGL Analog to Digital Converter PDF資料下載
參數(shù)資料
| 型號： | TS83102G0CGL |
| 元件分類： | ADC |
| 英文描述： | Analog to Digital Converter |
| 中文描述： | 模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 1/1頁 |
| 文件大?。?/td> | 23K |
| 代理商： | TS83102G0CGL |
TS83102G0
Released under NDA
MAIN FEATURES
!
10-bit resolution.
!
2 GSPS sampling rate.
!
3 GHz full power input bandwidth.
!
Band flatness:
±
0.2 dB (from DC up to 1.5 GHz).
!
Very low input VSWR : 1.15 max from DC to 2GHz (packaged device).
!
Phase error: 0.2° (from 750MHz to 1.5GHz)
!
Power consumption : 4.6 W.
!
SFDR= 59 dBc ; 7.6 Effective Bits @F
= 1.4 GSPS, F
IN
= 700 MHz [-1dBFS].
!
SFDR = 52dBc ; 7.2 Effective Bits @Fs = 1.4 GSPS, F
= 1950 MHz [-1dBFS].
!
SFDR= 56 dBc ; 6.4 Effective Bits @F
S
= 2 GSPS, F
IN
= 950 MHz [-1dBFS].
!
DNL =
±
1.1 LSB, INL =
±
2.3 LSB.
!
Low Bit Error Rate (10
-12
) @ 2 GSPS and Tj = 110
°
C
!
500 mVpp differential 100
or single-ended 50
(±1 %)
analog inputs.
!
Differential 100
or single-ended 50
ECL compatible clock inputs.
!
ECL or LVDS output compatibility.
!
50
differential outputs with common mode independent on temperature.
!
Data ready output with asynchronous reset.
!
Out-of-Range output bit.
!
Gray or Binary selectable output data ; NRZ output mode.
!
Pattern generator output (for acquisition system monitoring).
!
ADC gain adjust.
!
Sampling delay adjust.
!
Offset control capability.
!
Radiation tolerance oriented design (more than 100Krad (Si) expected).
APPLICATION
!
Direct RF down conversion.
!
Wide band satellite receiver.
!
High speed instrumentation.
!
High speed acquisition systems.
!
High energy physics.
!
Automatic test equipment.
SCREENING
!
Standard die flow
!
Package Temperature range : To be defined
DESCRIPTION
The TS83102G0 is a monolithic 10-bit analog-to-digital converter, designed for digitizing
wide bandwidth analog signals at very high sampling rates of up to 2 Gsps.
The TS83102G0 is using an innovative architecture, including an on-chip Sample and
Hold (S/H), and is fabricated with an advanced high speed bipolar SiGe heterojunction
process, featuring 75GHz cutoff frequency.
The 3 GHz full power input bandwidth and the band flatness performances enables the
digitizing of high IF and large bandwidth signals.
CBGA 148 Packaged device
ADC 10-bit 2 Gsps
Converter
TS83102G0
1/ CBGA148 down
TS83102G0CGL
2/ Die form : JTS83102G0
3/ Hermetic ceramic package :
to be defined on request
4/ DMUX 10 bit 1:4/1:8 2Gsps
TS81102G0 :
Companion device available
5/ CBGA package Evaluation
Board TSEV83102G0GL
January 2002
相關PDF資料 |
PDF描述 |
|---|---|
| TS831-5IPT | MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-5IZ | MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3I | MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3IZ | MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-4I | MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TS83102G0GSZR5 | 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays |
| TS831-3I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3ID | 功能描述:監(jiān)控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TS831-3IDT | 功能描述:監(jiān)控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監(jiān)視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TS831-3IP | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
發(fā)布緊急采購，3分鐘左右您將得到回復。