參數(shù)資料
型號(hào): TS80C51RA2-VCMR
廠商: Atmel Corp.
英文描述: High Performance 8-bit Microcontrollers
中文描述: 高性能8位微控制器
文件頁(yè)數(shù): 46/74頁(yè)
文件大小: 903K
代理商: TS80C51RA2-VCMR
46
Rev. C - 06 March, 2001
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
6.10. Hardware Watchdog Timer
The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The
WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default
disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST,
SFR location 0A6H. When WDT is enabled, it will increment every machine cycle while the oscillator is running
and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.
6.10.1. Using the WDT
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When
WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow.
The 14-bit counter overflows when it reaches 16383 (3FFFH) and this will reset the device. When WDT is enabled,
it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at
least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST
is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an
output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T
OSC
, where T
OSC
= 1/F
OSC
. To make
the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within
the time required to prevent a WDT reset.
To have a more powerful WDT, a 2
7
counter has been added to extend the Time-out capability, ranking from
16ms to 2s @ F
OSC
= 12MHz. To manage this feature, refer to WDTPRG register description, Table 24. (SFR0A7h).
Table 23. WDTRST Register
WDTRST Address (0A6h)
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.
7
6
5
4
3
2
1
Reset value
X
X
X
X
X
X
X
相關(guān)PDF資料
PDF描述
TS80C51RA2-VCNB High Performance 8-bit Microcontrollers
TS80C51RA2-VCND High Performance 8-bit Microcontrollers
TS80C51RA2-VCNR High Performance 8-bit Microcontrollers
TS80C51RA2-VIBB High Performance 8-bit Microcontrollers
TS80C51RA2-VIBD High Performance 8-bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS80C51RA2-VCNB 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:High Performance 8-bit Microcontrollers
TS80C51RA2-VCND 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:High Performance 8-bit Microcontrollers
TS80C51RA2-VCNR 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:High Performance 8-bit Microcontrollers
TS80C51RA2-VIA 功能描述:IC MCU 8BIT 256BYTE 40MHZ 40-DIP RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:80C 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(32K x 8) 程序存儲(chǔ)器類(lèi)型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
TS80C51RA2-VIAB 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:High Performance 8-bit Microcontrollers