
60
Rev. C - 06 March, 2001
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
NOTES
1.
V
IH
= V
CC
- 0.5V; XTAL2 N.C.; EA = RST = Port 0 = V
CC
. I
CC
would be slightly higher if a crystal oscillator used..
2.
Idle I
CC
is measured with all output pins disconnected; XTAL1 driven with T
CLCH
, T
CHCL
= 5 ns, V
IL
= V
SS
+ 0.5 V, V
IH
= V
CC
- 0.5 V; XTAL2
N.C; Port 0 = V
CC
; EA = RST = V
SS
(see Figure 22.).
3.
Power Down I
CC
is measured with all output pins disconnected; EA = V
SS
, PORT 0 = V
CC
; XTAL2 NC.; RST = V
SS
(see Figure 23.).
4.
Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V
OL
s of ALE and Ports 1 and 3. The noise is
due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst
cases (capacitive loading 100pF), the noise pulse on the ALE line may exceed 0.45V with maxi V
OL
peak 0.6V. A Schmitt Trigger use is not necessary.
5.
Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.
6.
Under steady state (non-transient) conditions, I
OL
must be externally limited as follows:
Maximum I
OL
per port pin: 10 mA
Maximum I
OL
per 8-bit port:
Port 0: 26 mA
Ports 1, 2, 3 and 4 and 5 when available: 15 mA
Maximum total I
OL
for all output pins: 71 mA
IfI
OL
exceedsthetestcondition,V
OL
mayexceedtherelatedspecification.Pinsarenotguaranteedtosinkcurrentgreaterthanthelistedtestconditions.
7.
For other values, please contact your sales office.
8.
Operating I
CC
is measured with all output pins disconnected; XTAL1 driven with T
CLCH
, T
CHCL
= 5 ns (see Figure 24.), V
IL
= V
SS
+ 0.5 V,
V
IH
= V
CC
- 0.5V; XTAL2 N.C.; EA = Port 0 = V
CC
; RST = V
SS
. The internal ROM runs the code 80 FE (label: SJMP label). I
CC
would be slightly
higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.
I
CC
under reset is measured with all output pins disconnected; XTAL1 driven with T
CLCH
, T
CHCL
= 5 ns (see Figure 24.), V
IL
= V
SS
+ 0.5 V,
Figure 20. I
CC
Test Condition, under reset
I
CC
idle
Power Supply Current Maximum values, X1
mode:
(7)
0.15 Freq
(MHz) + 0.2
@12MHz 2
@16MHz 2.6
mA
V
CC
= 3.3 V
(2)
Symbol
Parameter
Min
Typ
Max
Unit
Test Conditions
EA
V
CC
V
CC
I
CC
(NC)
CLOCK
SIGNAL
V
CC
All other pins are disconnected.
RST
XTAL2
XTAL1
V
SS
V
CC
P0