參數(shù)資料
型號(hào): TS68EN360DES01MXCL
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-bitQuad Integrated Communication Controller
中文描述: RISC PROCESSOR, CPGA241
封裝: CAVITY UP, CERAMIC, PGA-241
文件頁數(shù): 74/82頁
文件大?。?/td> 874K
代理商: TS68EN360DES01MXCL
74
TS68EN360
2113A–HIREL–03/02
TheCPprovidesthecommunicationfeaturesoftheQUICC.IncludedareaRISCpro-
cessor,fourSCCs,twoSMCs,oneSPI,2.5Kbytesofdual-portRAM,aninterrupt
controller,atimeslotassigner,threeparallelports,aparallelinterfaceport,fourinde-
pendentbaudrategenerators,andfourteenserialDMAchannelstosupporttheSCCs,
SMCs,andSPI.
TheIDMAsprovidetwochannelsofgeneral-purposeDMAcapability.Theyofferhigh-
speedtransfers,32-bitdatamovement,bufferchaining,andindependentrequestand
acknowledgelogic.TheRISCcontrollermayaccesstheIDMAregistersdirectlyinthe
bufferchainingmodes.TheQUICCIDMAsaresimilarto,yetenhancementsof,theone
IDMAchannelfoundontheTS68302.
Thefourgeneral-purposetimersontheQUICCarefunctionallysimilartothetwogen-
eral-purposetimersfoundontheTS68302.However,theyoffersomeminor
enhancements,suchastheinternalcascadingoftwotimerstoforma32-bittimer.The
QUICCalsocontainsaperiodicintervaltimerintheSIM60,bringingthetotaltofive
on-chiptimers.
EthernetonQUICC
TheEthernetprotocolisavailableonlyontheEthernetversionoftheQUICCcalledthe
TS68EN360.Thenon-EthernetversionoftheQUICCistheMC68360.Theterm
“QUICC”istheoveralldevicenamethatdenotesallversionsofthedevice.
TheTS68EN360isasupersetoftheMC68360,havingtheadditionaloptionallowing
EthernetoperationonanyofthefourSCCs.DuetoperformancereasonnotassSCCs
canbeconfiguredasEthernetcontrolleratthesametime.TheTS68EN360isnot
restrictedonlytoEthernetoperation.HDLC,UART,andotherprotocolsmaybeusedto
allowdynamicswitchingbetweenprotocols.SeeAppendixASerialPerformancefor
availableSCCperformance.
WhentheMODEbitsoftheSCCGSMRselecttheEthernetprotocol,thenthatSCC
performsthefullsetofIEEE802.3/EthernetCSMA/CDmediaaccesscontrolandchan-
nelinterfacefunctions(seeFigure73).
Figure73.
EthernetBlockDiagram
IMB
CONTROL
REGISTERS
SLOT TIME
AND DEFER
COUNTER
CLOCK
GENERATOR
PERIPHERAL BUS
RECEIVER
CONTROL
UNIT
RECEIVE
DATA
FIFO
TRANSMITTER
CONTROL
UNIT
TRANSMIT
DATA
FIFO
SHIFTER
SHIFTER
TXD
RXD
RRJCT
RSTRT
CD = RENA
CTS = CLSN
CD = RENA
CTS = CLSN
RTS = TENA
INTERNAL CLOCKS
RX CLOCK
TX CLOCK
R
相關(guān)PDF資料
PDF描述
TS68EN360 32-bitQuad Integrated Communication Controller
TS68EN360DES02MXCL 32-bitQuad Integrated Communication Controller
TS68EN360MA25L 32-bitQuad Integrated Communication Controller
TS68EN360MA33L 32-bitQuad Integrated Communication Controller
TS68EN360DES01MXAL 32-bitQuad Integrated Communication Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68EN360DES01MYAL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360DES02MXAL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360DES02MXCL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360DES02MYAL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bitQuad Integrated Communication Controller
TS68EN360MA25L 制造商:e2v technologies 功能描述:TS68EN360MA25L - Trays