- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373705 > TS3V555 (意法半導(dǎo)體) 3V LOW POWER SINGLE TIMERS PDF資料下載
參數(shù)資料
| 型號： | TS3V555 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 3V LOW POWER SINGLE TIMERS |
| 中文描述： | 3V的低功耗單定時器 |
| 文件頁數(shù)： | 6/8頁 |
| 文件大?。?/td> | 74K |
| 代理商： | TS3V555 |
V
CC
Reset
Out
3
4
8
7
5
1
R
C
2
6
R
A
B
Control
Voltage
0.01 F
TS3V555
Figure4
t = 0.5 ms / div
OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 1.0V/div
RA
B
L
Figure 5
ASTABLE OPERATION
When the circuit is connectedas shown in figure 4
(pin 2 and 6 connected) it triggers itself and free
runs as a multivibrator. The external capacitor
charges
through R
A
and R
B
and discharges
through R
B
only. Thus the duty cycle may be pre-
cisely set by the ratio of these two resistors.
In the astable mode of operation, C charges and
dischargesbetween1/3 V
CC
and2/3 V
CC
. Asinthe
triggered mode, the charge and discharge times
and therefore frequency, are independent of the
supply voltage.
Figure5showsactualwaveformsgeneratedinthis
mode of operation.
The charge time (output HIGH)is given by :
t1 = 0.693 (R
A
+ R
B
) C
and the dischargetime (output LOW) by :
t2 = 0.693 (R
B
) C
Thus the total period T is given by :
T = t1 + t2 = 0.693 (R
A
+ 2R
B
) C
The frequencyof oscillation is then :
f
=
1
T
=
(
R
A
+
2R
B
)
C
1.44
The duty cycle is given by : D
=
R
B
R
A
+
2
R
B
TS3V555
6/8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS3V555I | 3V LOW POWER SINGLE TIMERS |
| TS3V556 | 3V LOW POWER DUAL TIMERS |
| TS3V556I | 3V LOW POWER DUAL TIMERS |
| TS3V902IN | IC CMOS OPERATIONSVERSTAERKER |
| TS3V902AI | 3V RAIL TO RAIL CMOS DUAL OPERATIONAL AMPLIFIER (WITH STANDBY POSITION) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS3V555ACD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| TS3V555ACN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| TS3V555AID | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| TS3V555AIN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| TS3V555CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。