參數(shù)資料
型號: TS(X)8387CF
廠商: ATMEL CORP
元件分類: ADC
英文描述: 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝: 24 X 24 MM, CERAMIC, QFP-68
文件頁數(shù): 37/38頁
文件大?。?/td> 617K
代理商: TS(X)8387CF
TS8387
8/38
Test
level
Unit
Max
Typ
Min
Temp
Symb
Parameter
Two tone intermodulation distortion
(note 2)
IMD
FIN1 = 199 MHz @ FS=500 MSPS
–53
dBc
FIN2 = 200 MHz @ FS=500 MSPS
SWITCHING PERFORMANCE AND CHARACTERISTICS
- See Timing Diagrams Figure 1
Maximum clock frequency
FS
500
MSPS
Minimum clock frequency
FS
IV
10
MSPS
Minimum Clock pulse width (high)
TC1
IV
0.8
1
50
ns
Minimum Clock pulse width (low)
TC2
IV
0.8
1
50
ns
Aperture delay
(Note 2)
TA
IV
0
ns
Aperture uncertainty
(Notes 2, 5)
(differential clock inputs)
IV
1
ps
(rms)
Data output delay
(Notes 2, 9, 10, 11)
TOD
Full
IV
900
1100
1400
ps
Output rise time (20 % - 80 % )-
(note 10)
Output fall time (20%–80 %) for DATAs
TR/TF
Full
IV
400
500
700
ps
Output rise time (20 % – 80 %)
Output fall time (20 % - 80 % ) -
(note 10)
for Data ready
TR/TF
Full
IV
200
300
500
ps
Data ready output delay
(Notes 2, 9, 10, 11)
TDR
Full
IV
800
1000
1300
ps
(Notes 12)
. . . . . . . . . .
TOD–
TDR
Full
IV
100
ps
(Note 2)
(Note 8)
TD
Full
IV
800
900
1000
ps
Data pipeline delay
TPD
IV
2.5
clock
cycles
Note 1 : Differential output buffers are internally loaded by 75
W resistors. Buffer bias current = 11 mA.
Note 2 : See definition of terms
Note 3 : Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
Note 4 : Output error amplitude < +/– 4 LSB around worst code.
Note 5 : Maximum jitter value obtained for single-ended clock input.
Note 6 : Digital outputs back termination options depicted in Advanced Application Notes figures 3,4,5 .
Note 7:The clock inputs may be indifferently entered in differential or single-ended, using ECL levels or 4 dBm typical power level into
the 50
W termination resistor of the inphase clock input. (4 dBm into 50 W clock input correspond to 10 dBm power level for the
clock generator.)
Note 8 :TDR–TOD = – 100 ps (typ) does not depend on the sampling rate.
eg : at 500 Msps and 50/50 clock duty cycle : TC2 = 1000 ps (=TC1) and TDR – TOD =– 100 ps (TC1+TC2 = 1 = clock period)
Note 9 : Specified loading conditions for digital outputs :
– 50 ohms or 75 ohms controlled impedance traces properly 50 / 75 ohms terminated, or unterminated 75 ohms controlled
impedance traces.
– Controlled impedance traces far end loaded by 1 standard ECLinPS register from Motorola.
( e.g. : 10E452 ) ( Typical input parasitic capacitance of 1.5 pF including package and ESD protections. )
相關(guān)PDF資料
PDF描述
TS8387CF_ 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS(X)8387CF_ 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8387VF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8387VF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8387MF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSX-8A16MHZ 制造商:Epson Electronics America Inc 功能描述:CODE BCAI
TSX920ILT 功能描述:General Purpose Amplifier 1 Circuit Rail-to-Rail SOT-23-6 制造商:stmicroelectronics 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 壓擺率:17 V/μs 增益帶寬積:10MHz -3db 帶寬:- 電流 - 輸入偏置:10pA 電壓 - 輸入失調(diào):4mV 電流 - 電源:2.9mA 電流 - 輸出/通道:74mA 電壓 - 電源,單/雙(±):4 V ~ 16 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商器件封裝:SOT-23-6 標準包裝:1
TSX921ILT 制造商:STMicroelectronics 功能描述:ANALOG AND AUDIO SYSTEMS - Tape and Reel 制造商:STMicroelectronics 功能描述:ANALOG and AUDIO SYSTEMS
TSX921IYLT 制造商:STMicroelectronics 功能描述:IC OPAMP R-R 10MHZ SOT23-5
TSX922IDT 功能描述:General Purpose Amplifier 2 Circuit Rail-to-Rail 8-SO 制造商:stmicroelectronics 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 放大器類型:通用 電路數(shù):2 輸出類型:滿擺幅 壓擺率:17 V/μs 增益帶寬積:10MHz -3db 帶寬:- 電流 - 輸入偏置:10pA 電壓 - 輸入失調(diào):4mV 電流 - 電源:2.8mA 電流 - 輸出/通道:74mA 電壓 - 電源,單/雙(±):4 V ~ 16 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SO 標準包裝:1