- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373687 > TRCV012G5 TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer PDF資料下載
參數(shù)資料
| 型號： | TRCV012G5 |
| 元件分類： | 運動控制電子 |
| 英文描述： | TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| 中文描述： | TRCV012G5（2.5 Gb /秒）和TRCV012G7（2.5 Gb /秒和2.7 Gb /秒）限幅放大器，時鐘恢復，1:16數(shù)據(jù)復用器 |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 500K |
| 代理商： | TRCV012G5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
TRCV012G5 and TRCV012G7
Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
Preliminary Data Sheet
August 2000
10
Lucent Technologies Inc.
Functional Overview
The Lucent Technologies Microelectronics Group TRCV012G5 operates at the OC-48/STM-16 data rate of
2.5 Gbits/s.* The TRCV012G7 device operates at either 2.5 Gbits/s or the RS FEC OC-48/STM-16 data rate of
2.7 Gbits/s. The device performs the data detection, clock recovery, and 1:16 demultiplexing operations required to
support 2.5 Gbits/s applications compliant with Telcordia Technologiesand ITU standards. A differential limiting
amplifier with an adjustable threshold amplifies the 2.5 Gbits/s serial data waveform from an off-chip transimped-
ance amplifier (TIA). Alternatively, a CML logic level input can be selected as the data source. A PLL recovers the
clock which is used to retime the data. The decision sampling phase can be adjusted for optimal system perfor-
mance. The 2.5 Gbits/s serial data and the 2.5 GHz recovered clock signal are available at CML outputs, or alter-
natively, they can be disabled or the data can be muted. A 1:16 data demultiplexer performs the serial-to-parallel
conversion and generates 16 parallel outputs at a 155 Mbits/s rate as well as a parity indicator. The parallel output
data is aligned to a 155 MHz clock derived from the 2.5 GHz recovered clock. Loss of analog signal (LOSA) and
loss of digital transitions (LOSD) are indicated. A 155 MHz reference clock may optionally be applied to serve as a
frequency reference when data timing is lost.
Limiting Amplifier
Limiting Amplifier Operation
The limiting amplifier receives the input serial 2.5 Gbits/s data waveform from a transimpedance amplifier interface.
The limiting amplifier inputs are internally terminated with 50
resistors to ensure high input return loss perfor-
mance. The signal is amplified with a small signal gain of approximately 30 dB to a saturation level of approxi-
mately 800 mVp-p in order to provide a digital waveform to the clock and data recovery PLL. Full limiting is
guaranteed for inputs of 15 mVp-p or greater on each input rail (30 mVp-p differential). If the input signal level is
below a user-configurable threshold for a sufficiently long period of time, the LOSA signal is asserted. (For more
detail on the LOSA functions, see the Analog Loss of Signal (LOSAN, PRG_LOSA) section on page 16.)
A typical interface between the lightwave receiver and the limiting amplifier is shown in Figure 3.
Note:
It is recommended to use a differential interface from the lightwave receiver device with ac coupling.
The slicing level can be adjusted by varying the voltage on the SLADJ pin within ±300 mV of V
CC
/2. This feature
can be used to improve BER performance in optical receivers and optical amplifier systems. The relationship
between the external voltage and the slicing level is given in Table 9 on page 20. If the voltage at this pin is tied
below 0.5 V, the external slice adjustment is disabled and only the internal offset cancellation feature is active. The
user should connect the SLADJ pin to GND if the slice adjust feature is not needed. The limiting amplifier will per-
form in accordance with the specifications shown in Table 9.
5-8068(F)
Figure 3. Typical TIA to Limiting Amplifier Interface
* The OC-48/STM-16 data rate of 2.48832 Gbits/s is typically approximated as 2.5 Gbits/s in this document when referring to the application
rate. The RS FEC OC-48/STM-16 data rate is 2.66606 Gbits/s and is approximated as 2.7 Gbits/s in this document. Similarly, the OC-3/
STM-1 data rate of 155.52 Mbits/s is typically approximated as 155 Mbits/s, and the RS FEC OC-3/STM-1 data rate of 166.62 Mbits/s is
approximated as 166 Mbits/s. The exact frequencies are used only when necessary for clarity.
LIMITING
AMPLIFIER
OFFSET CANCEL
&
SLICE ADJUST
VTHN
VTHP
LAINN
LAINP
TIA
LIGHTWAVE RECEIVER
DEVICE
50
50
0.047
μ
F
0.047
μ
F
0.1
μ
F
0.1
μ
F
SLADJ
相關PDF資料 |
PDF描述 |
|---|---|
| TRCV012G7 | TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRCV012G5 | Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer(2.5 Gbits/s)(限幅放大器，時鐘恢復，1：16數(shù)據(jù)多路分解器(2.5 G位/秒)) |
| TRCV012G7 | Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer(2.5 Gbits/s and 2.7 Gbits/s)(限幅放大器，時鐘恢復，1：16數(shù)據(jù)多路分解器(2.5 G位/秒和 2.7 G位/秒)) |
| TRR1Axxx | Miniature, cost-efective switching solution,,state of the art capsule designs |
| TRR1A05D00D | Miniature, cost-efective switching solution,,state of the art capsule designs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TRCV012G53XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRCV012G7 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRCV012G73XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRD10-103 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRD10-104 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
發(fā)布緊急采購，3分鐘左右您將得到回復。