
PRELIMINARY DATA SHEET
S
P
1
For additional information and latest specifications, see our website:
www.triquint.com
T
R
I Q
U
I
N
T
S E M I C O N D U C T O R , I N C .
TQ8025
2.5 Gigabit/sec
16x16 Digital
Crosspoint Switch
The TQ8025 is a non-blocking 16 x 16 digital crosspoint switch capable of
data rates greater than 2.5 gigabits per second per port. With a fully
differential internal data path and PECL/CML I/O, the TQ8025 offers an
extremely high data rate with exceptional signal fidelity. The use of fully
differential logic results in low crosstalk, jitter, and signal skew. The
TQ8025 is ideally suited for digital video, data communications,
telecommunication switching, and cross-connect applications.
The non-blocking architecture uses 16 fully independent 16:1 multiplexers
which allow each output port to be independently programmed to any input
port. The TQ8025 offers two programming options: a flexible port-by-port
option, and a fast configuration option.
Using the fast configuration option, all 16 switch ports are programmed
within 80ns by serially loading four 16-bit input port selection words. Two
output pins (RADD0,1) are provided to drive an external RAM
(n x 4 x 16 bits) used to store the switch configuration. An Autoconfigure
option automatically transfers the new configurations into the switch core.
Autoconfiguration occurs after the last input selection word is clocked into
the programming registers.
Data integrity is maintained on all unchanged data paths for both the port-
by-port and fast configuration options.
Features
16 PECL/CML fully differential
(back-terminated) outputs
>2.5 Gb/s data bandwidth
per channel
>40 Gb/s aggregate bandwidth
Non-blocking architecture
80 ns configuration time
Autonomous control of external
RAM for configuration data
Low jitter and signal skew
±
100 ps delay match (one input
to all outputs)
Fully differential data path
132-pin MLC package with
heat spreader
Applications
SONET OC-48 data path
Double-speed Fibre Channel
Hubs and routers
High-definition video switching
Parallel processing
CONFIG
RESET–
LDMODE
LOAD
ADDREN
ADD15
AUTOCONFIG
Address Generator
and Control
16 x 16
Crosspoint
Switch Matrix
Configuration
Latches
PECL/CML
Input
Buffers
PECL/CML
Output
Buffers
DO
–
15
32
DI–15
32
TQ8025
16 x 4
RADD1
ADD
4-Bit Shift
Register
4-Bit Shift
Register
READY
+5V
GND
(differential)
(differential)
RADD