參數(shù)資料
型號： TPS73150
廠商： Texas Instruments, Inc.
英文描述： "Single Output LDO
中文描述： 具有反向電流保護的無電容、NMOS、150mA 低壓降穩(wěn)壓器
文件頁數(shù)： 12/16頁
文件大?。?/td> 348K
代理商： TPS73150
www.ti.com
DROPOUT VOLTAGE
The TPS731xx uses an NMOS pass transistor to
achieve extremely low dropout. When (V
- V
) is
less than the dropout voltage (V
DO
), the NMOS pass
device is in its linear region of operation and the
input-to-output resistance is the R
DS-ON
of the NMOS
pass element.
BOARD LAYOUT RECOMMENDATION TO
IMPROVE PSRR AND NOISE PERFORMANCE
To improve ac performance such as PSRR, output
noise, and transient response, it is recommended that
the PCB be designed with separate ground planes for
V
IN
and V
OUT
, with each ground plane connected only
at the GND pin of the device. In addition, the ground
connection for the bypass capacitor should connect
directly to the GND pin of the device.
TRANSIENT RESPONSE
The low open-loop output impedance provided by the
NMOS pass element in a voltage follower configur-
ation allows operation without an output capacitor for
many applications. As with any regulator, the addition
of a capacitor (nominal value 1μF) from the output pin
to ground will reduce undershoot magnitude but
increase duration. In the adjustable version, the
addition of a capacitor, C
FB
, from the output to the
adjust pin will also improve the transient response.
INTERNAL CURRENT LIMIT
The TPS731xx internal current limit helps protect the
regulator during fault conditions. Foldback current
helps to protect the regulator from damage during
output short-circuit conditions by reducing current
limit when V
OUT
drops below 0.5V. See Figure 11 in
the Typical Characteristics section for a graph of I
OUT
vs V
OUT
.
SHUTDOWN
The Enable pin is active high and is compatible with
standard TTL-CMOS levels. V
EN
below 0.5V (max)
turns the regulator off and drops the ground pin
current to approximately 10nA. When shutdown capa-
bility is not required, the Enable pin can be connected
to V
IN
. When a pull-up resistor is used, and operation
down to 1.8V is required, use pull-up resistor values
below 50 k
.
dV dt
V
OUT
C
OUT
80k
(4)
TPS73101, TPS73115, TPS73118
TPS73125, TPS73130, TPS73132
TPS73133, TPS73150
SBVS034E–SEPTEMBER 2003–REVISED SEPTEMBER 2004
This noise reduction effect is shown as
RMS Noise
Voltage vs C
NR
in the Typical Characteristics section.
The TPS73101 adjustable version does not have the
noise-reduction pin available. However, connecting a
feedback capacitor, C
FB
, from the output to the FB pin
will reduce output noise and improve load transient
performance.
The TPS731xx uses an internal charge pump to
develop an internal supply voltage sufficient to drive
the gate of the NMOS pass element above V
OUT
. The
charge pump generates ~250μV of switching noise at
~4MHz; however, charge-pump noise contribution is
negligible at the output of the regulator for most
values of I
OUT
and C
OUT
.
For large step changes in load current, the TPS731xx
requires a larger voltage drop across it to avoid
degraded transient response. The boundary of this
transient dropout region is approximately twice the dc
dropout. Values of V
- V
OUT
above this line insure
normal transient response.
Operating in the transient dropout region can cause
an increase in recovery time. The time required to
recover from a load transient is a function of the
magnitude of the change in load current rate, the rate
of change in load current, and the available head-
room (V
IN
to V
OUT
voltage drop). Under worst-case
conditions [full-scale instantaneous load change with
(V
- V
) close to dc dropout levels], the TPS731xx
can take a couple of hundred microseconds to return
to the specified regulation accuracy.
The TPS731xx does not have active pull-down when
the output is over-voltage. This allows applications
that connect higher voltage sources, such as alter-
nate power supplies, to the output. This also results
in an output overshoot of several percent if the load
current quickly drops to zero when a capacitor is
connected to the output. The duration of overshoot
can be reduced by adding a load resistor. The
overshoot decays at a rate determined by output
capacitor C
OUT
and the internal/external load resist-
ance. The rate of decay is given by:
(Fixed voltage version)
12
相關(guān)PDF資料
PDF描述
TPS7350Q Low-Dropout Voltage Regulators With Integuated Delayed Reset Function(帶集成延遲復位功能的低壓差5.0V穩(wěn)壓器)
TPS7325Q Low-Dropout Voltage Regulators With Integuated Delayed Reset Function(帶集成延遲復位功能的低壓差2.5V穩(wěn)壓器)
TPS736XX Cap-Free, NMOS, 400mA Low-Dropout Regulator
TPS74812DRCR 1.5A LDO Linear Regulator with Programmable Soft-Start
TPS74812DRCT 1.5A LDO Linear Regulator with Programmable Soft-Start
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS73150DBVR 功能描述:低壓差穩(wěn)壓器 - LDO Cap-Free NMOS 150mA RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS73150DBVRG4 功能描述:低壓差穩(wěn)壓器 - LDO Cap-Free NMOS 150mA RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS73150DBVT 功能描述:低壓差穩(wěn)壓器 - LDO Cap-Free NMOS 150mA RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS73150DBVTG4 功能描述:低壓差穩(wěn)壓器 - LDO Cap-Free NMOS 150mA RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
TPS73150MDBVREP 功能描述:低壓差穩(wěn)壓器 - LDO Mil Enh Cap-Free NMOS 150-mA LDO Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*