參數(shù)資料
型號(hào): TPS54974PWPG4
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): 穩(wěn)壓器
英文描述: 16 A SWITCHING REGULATOR, 762 kHz SWITCHING FREQ-MAX, PDSO28
封裝: GREEN, PLASTIC, HTSSOP-28
文件頁(yè)數(shù): 21/21頁(yè)
文件大?。?/td> 743K
代理商: TPS54974PWPG4
www.ti.com
V
O(max) +
PVIN
(min)
0.9
(2)
PCB LAYOUT
-
+
PVIN
VBIAS
SS/ENA
10 k
10 k
27.4 k
100 k
VIN
1/2 LM293
OUTPUT FILTER
MAXIMUM OUTPUT VOLTAGE
TPS54974
SLVS458B – JANUARY 2003 – REVISED FEBRUARY 2005
PVIN input connected to a separate power source
from VIN. The primary intended application has VIN
connected to a 3.3-V bus and PVIN connected to a
Care must be taken while operating when nominal
2.5-V bus. The TPS54974 cannot be damaged by
conditions cause duty cycles near 90%. Load transi-
any sequencing of these voltages. However, the
ents can require momentary increases in duty cycle.
UVLO (see detailed description section) is referenced
If the required duty cycle exceeds 90%, the output
to the VIN input. Some conditions may cause unde-
may fall out of regulation.
sirable operation.
If PVIN is absent when the VIN input is high, the
slow-start is released, and the PWM circuit goes to
Figure 12 shows a generalized PCB layout guide for
maximum duty factor. When the PVN input ramps up,
the TPS54974.
the output of the TPS54974 follows the PVIN input
The PVIN pins should be connected together on the
until enough voltage is present to regulate to the
printed-circuit board (PCB) and bypassed with a
proper output value.
low-ESR ceramic bypass capacitor. Care should be
taken to minimize the loop area formed by the bypass
NOTE:
capacitor
connections,
the
VIN
pins,
and
the
TPS54974 ground pins. The minimum recommended
If the PVIN input is controlled via a fast bus switch, it
bypass capacitance is 10 F ceramic with a X5R or
results in a hard-start condition and may damage the
X7R dielectric and the optimum placement is closest
load (i.e., whatever is connected to the regulated
to the VIN pins and the PGND pins. If the VIN is
output of the TPS54974). If a power-good signal is
connected to a separate source supply, it should be
not available from the 2.5-V power supply, one can
bypassed with its own capacitor.
be generated using a comparator and hold the
SS/ENA pin low until the 2.5-V bus power is good. An
The TPS54974 has two internal grounds (analog and
example of this is shown in Figure 11. This circuit can
power). Inside the TPS54974, the analog ground ties
also be used to prevent the TPS54974 output from
to all of the noise-sensitive signals, while the power
following the PVIN input while the PVIN power supply
ground ties to the noisier power signals. Noise
is ramping up.
injected between the two grounds can degrade the
performance of the TPS54974, particularly at higher
output currents. Ground noise on an analog ground
plane can also cause problems with some of the
control and bias signals. For these reasons, separate
analog and power ground traces are recommended.
There should be an area of ground on the top layer
directly under the IC, with an exposed area for
connection to the PowerPAD. Use vias to connect
Figure 11. Undervoltage Lockout Circuit for PVIN
this ground area to any internal ground planes. Use
Using Open-Collector or Open-Drain Comparator
additional vias at the ground side of the input and
output filter capacitors as well. The AGND and PGND
PVIN and VIN can be tied together for 3.3-V bus
pins should be tied to the PCB ground by connecting
operation.
them to the ground area under the device as shown.
The only components that should tie directly to the
power ground plane are the input capacitors, the
output capacitors, the input voltage decoupling ca-
The output filter is composed of a 0.65-H inductor
pacitor, and the PGND pins of the TPS54974. Use a
and 3 x 22-F capacitor. The inductor is a low
separate wide trace for the analog ground signal
dc-resistance (0.017
) type, Pulse Engineering
path. This analog ground should be used for the
PA0277. The capacitors used are 22-F, 6.3-V cer-
voltage set-point divider, timing resistor RT, slow-start
amic types with X5R dielectric. The feedback loop is
capacitor, and bias-capacitor grounds. Connect this
compensated so that the unity gain frequency is
trace directly to AGND (pin 1).
approximately 75 kHz.
The PH pins should be tied together and routed to
the output inductor. Because the PH connection is
the switching node, the inductor should be located
The maximum attainable output voltage is limited by
close to the PH pins and the area of the PCB
the minimum voltage at the PVIN pin. Nominal
conductor minimized to prevent excessive capacitive
maximum duty cycle is limited to 90% in the
coupling.
TPS54974, so maximum output voltage is:
9
相關(guān)PDF資料
PDF描述
TPS54974PWPR 16 A SWITCHING REGULATOR, 762 kHz SWITCHING FREQ-MAX, PDSO28
TPS54980PWP 16 A SWITCHING REGULATOR, 762 kHz SWITCHING FREQ-MAX, PDSO28
TPS55383PWPRG4 7 A DUAL SWITCHING CONTROLLER, 300 kHz SWITCHING FREQ-MAX, PDSO16
TPS5602IDBR 3 A DUAL SWITCHING CONTROLLER, 500 kHz SWITCHING FREQ-MAX, PDSO30
TPS5602IDBTRG4 3 A DUAL SWITCHING CONTROLLER, 202.4 kHz SWITCHING FREQ-MAX, PDSO30
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS54974PWPR 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 Dl Inp Bus 3.3 2.5V 9A Output Synch Buck RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5
TPS54974PWPRG4 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 Dl Inp Bus 3.3 2.5V 9A Output Synch Buck RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5
TPS54980 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:SWIFT Converter Product Portfolio
TPS54980EVM-022 功能描述:電源管理IC開(kāi)發(fā)工具 3.3/5Vin 9-A Seq DC/DC Conv Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類(lèi)型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS54980PWP 功能描述:直流/直流開(kāi)關(guān)調(diào)節(jié)器 3.3V Inp Sync Buck Converter RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開(kāi)關(guān)頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5