參數(shù)資料
型號(hào)： TPS40211QDGQRQ1
廠商： TEXAS INSTRUMENTS INC
元件分類： 穩(wěn)壓器
英文描述： SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PDSO10
封裝： GREEN, PLATSIC, MSOP-10
文件頁(yè)數(shù)： 8/41頁(yè)
文件大?。?/td> 999K
代理商： TPS40211QDGQRQ1
(
)
f
VDD
SW
ISNS(max)
OUT
D
IN
V
L
R
60
V
=
+
-
f
ON
SW
D
t
=
IFLT
ON
R
C
0.1 t
=
SLVS861D – AUGUST 2008 – REVISED APRIL 2010
www.ti.com
Since the slope compensation ramp must be at least half, and preferably equal to the down slope of the current
sense waveform seen at the pulse-width modulator, a maximum value is placed on the current sense resistor
when operating in continuous mode at 50% duty cycle or greater. For design purposes, some margin should be
applied to the actual value of the current sense resistor. As a starting point, the actual resistor chosen should be
80% or less that the value calculated in Equation 10. This equation calculates the resistor value that makes the
slope compensation ramp equal to one half of the current ramp downslope. Values no more than 80% of this
result are acceptable.
where
Se is the slope of the voltage compensating ramp applied to the pulse-width modulator in V/s
f SW is the switching frequency in Hz
VVDD is the voltage at the VDD pin in V
m2 is the down slope of the current sense waveform seen at the pulse-width modulator in V/s
RISNS is the value of the current sense resistor in
VOUT is the converter output voltage VIN is the converter power stage input voltage
VD is the drop across the diode in Figure 23
(10)
It is possible to increase the voltage compensation ramp slope by connecting the VDD pin to the output voltage
of the converter instead of the input voltage as shown in Figure 23. This can help in situations where the
converter design calls for a large ripple current value in relation to the desired output current limit setting.
NOTE
Connecting the VDD pin to the output voltage of the converter affects the startup voltage
of the converter since the controller undervoltage lockout (UVLO) circuit monitors the VDD
pin and senses the input voltage less the diode drop before startup. The effect is to
increase the startup voltage by the value of the diode voltage drop.
If an acceptable RISNS value is not available, the next higher value can be used and the signal from the resistor
divided down to an acceptable level by placing another resistor in parallel with CISNS.
Current Sense Filtering
In most cases, a small filter placed on the ISNS pin improves performance of the converter. These are the
components RIFLT and CIFLT in Figure 23. The time constant of this filter should be approximately 10% of the
nominal pulse width of the converter. The pulse width can be found using Equation 11.
(11)
The suggested time constant is then
(12)
The range of RIFLT should be from about 1 k to 5 k for best results. Higher values can be used, but this raises
the impedance of the ISNS pin connection more than necessary and can lead to noise-pickup issues in some
layouts. CISNS should be located as close as possible to the ISNS pin as well to provide noise immunity.
Soft Start
The soft-start feature of the TPS40210 and TPS40211 is a closed-loop soft start, meaning that the output voltage
follows a linear ramp that is proportional to the ramp generated at the SS pin. This ramp is generated by an
internal resistor connected from the BP pin to the SS pin and an external capacitor connected from the SS pin to
GND. The SS pin voltage (VSS) is level shifted down by approximately VSS(ofst) (approximately 1 V) and sent to
one of the “+” inputs (the “+” input with the lowest voltage dominates) of the error amplifier. When this
level-shifted voltage (VSSE) starts to rise at time t1 (see Figure 24), the output voltage that the controller expects
rises as well. Since VSSE starts at near 0 V, the controller attempts to regulate the output voltage from a starting
16
Copyright 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): TPS40210-Q1 TPS40211-Q1
相關(guān)PDF資料
PDF描述
TC54VN3201EZB 1-CHANNEL POWER SUPPLY SUPPORT CKT, PBCY3
TPS2112APWR 2-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
TWC16A30701BB FIBER OPTIC SPLITTER/COUPLER, 1X16PORT, 70/30, SC/UPC CONNECTOR
TWC16A30701LA FIBER OPTIC SPLITTER/COUPLER, 1X16PORT, 70/30, FC/UPC CONNECTOR
TWC16A30701R2 FIBER OPTIC SPLITTER/COUPLER, 1X16PORT, 70/30, FC/APC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS40-22 制造商:TOTAL-POWER 制造商全稱:TOTAL-POWER 功能描述:40 WATT OPEN - FRAME SWITCHING POWER SUPPLY
TPS40222 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.6-A, 1.25-MHz BUCK CONVERTER IN A 3 mm 3 mm SON PACKAGE
TPS40222DRPR 功能描述:DC/DC 開(kāi)關(guān)控制器 1.6A 1.25MHz Buck Conv 3mm SON Pkg RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
TPS40222DRPRG4 功能描述:DC/DC 開(kāi)關(guān)控制器 1.6A 1.25MHz Buck Conv 3mm SON Pkg RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
TPS40222DRPT 功能描述:DC/DC 開(kāi)關(guān)控制器 1.6A 1.25MHz Buck Conv 3mm SON Pkg RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開(kāi)關(guān)頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風(fēng)格: 封裝 / 箱體:CPAK
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*