- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365924 > TPS3613-30DGST Analog IC PDF資料下載
參數(shù)資料
| 型號： | TPS3613-30DGST |
| 英文描述： | Analog IC |
| 中文描述： | 模擬IC |
| 文件頁數(shù)： | 7/16頁 |
| 文件大?。?/td> | 214K |
| 代理商： | TPS3613-30DGST |
TPS3600D20, TPS3600D33, TPS3600D50
BATTERY-BACKUP SUPERVISORS FOR LOW-POWER PROCESSORS
SLVS336 – DECEMBER 2000
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
25
μ
s
200 ms
100
μ
A
t
I
Figure 1. BATTOK Timing
chip-enable signal gating
The internal gating of chip-enable (CE) signals prevents erroneous data from corrupting CMOS RAM during
an under-voltage condition. The TPS3600 use a series transmission gate from CEIN to CEOUT. During normal
operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset
is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short
CE propagation delay from CEIN to CEOUT enables the TPS3600 devices to be used with most processors.
The CE transmission gate is disabled and CEIN is high impedance (disable mode) while reset is asserted.
During a power-down sequence when V
DD
crosses the reset threshold, the CE transmission gate will be
disabled and CEIN immediately becomes high impedance if the voltage at CEIN is high. If CEIN is low during
reset is asserted, the CE transmission gate will be disabled same time when CEIN goes high, or 10
μ
s after reset
asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the
CE transmission gate is enabled, the impedance of CEIN appears as a 50-
resistor in series with the load at
CEOUT. To achieve minimum propagation delay, the capacitive load at CEOUT should be minimized, and a
low-output-impedance driver be used.
During disable mode, the transmission gate is off and an active pullup connects CEOUT to V
OUT
. This pullup
turns off when the transmission gate is enabled.
VDD
VBAT
V(BOK)
V(SWP)
V(SWN)
1VIT
CEIN
VDD
VBAT
V(BOK)
V(SWP)
V(SWN)
VIT
COUT
RESET
V(SWN)
VIT
10
μ
s
10
μ
s
td
td
td
Undefined Behavior
Figure 2. Chip-Enable Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS3613-33DGSR | Analog IC |
| TPS3613-33DGST | Analog IC |
| TPS3613-50DGSR | Analog IC |
| TPS3613-50DGST | Analog IC |
| TPS3617-50 | Battery-Backup Supervisors for RAM Retention |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS3613-33DGSR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS3613-33DGST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS3613-50DGSR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS3613-50DGST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| TPS3617 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:BATTERY-BACKUP SUPERVISOR FOR RAM RETENTION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。