- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382677 > TPS3103E12DVBR (Texas Instruments, Inc.) ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS PDF資料下載
參數(shù)資料
| 型號： | TPS3103E12DVBR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
| 中文描述： | 超低電源電流/電源電壓監(jiān)控電路 |
| 文件頁數(shù)： | 12/22頁 |
| 文件大?。?/td> | 361K |
| 代理商： | TPS3103E12DVBR |
SLVS363B AUGUST 2001 REVISED SEPTEMBER 2004
www.ti.com
12
TIMING REQUIREMENTS AT R
L
= 1 M
, C
L
= 50 PF, T
A
= 40
°
C TO 85
°
C
PARAMETER
VDD
≥
0.85 V
at VDD
VIH = 1.1
×
VIT, VIL = 0.9
×
VIT, VIT = 0.86 V
at MR
VDD
≥
VIT + 0.2 V, VIL = 0.3
×
VDD,
at SENSE
VDD
≥
VIT,
tw
Pulse width
at PFI
VDD
≥
0.85 V,
at WDI
VDD
≥
VIT,
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tt(out)
Time-out period
at WDI
0.55
1.1
1.65
s
20
VIH = 0.7
×
VDD
0.1
VIH = 1.1
×
VIT(S), VIL = 0.9
×
VIT(S)
VIH = 1.1
×
VIT(S),VIL = 0.9
×
VIT(S)
VIL = 0.3
×
VDD,
20
μ
s
20
VIH = 0.7
×
VDD
0.3
SWITCHING CHARACTERISTICS AT R
L
= 1 M
, C
L
= 50 PF, T
A
= 40
°
C TO 85
°
C
PARAMETER
TEST CONDITIONS
VDD
≥
1.1
×
VIT,
MR = 0.7
×
VDD,
See timing diagram
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
VDD
≥
0.8 V,
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
VDD
≥
0.8 V,
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
VDD
≥
0.8 V,
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
VDD
≥
0.8 V,
VIH = 1.1
×
VIT,
VIL = 0.9
×
VIT
MIN
TYP
MAX
UNIT
td
Delay time
65
130
195
ms
tPHL
Propagation delay time, high-to-low level output
VDD to RESET or
RSTVDD delay
VDD to RESET or
RSTVDD delay
40
μ
s
tPLH
Propagation delay time, low-to-high level output
40
tPHL
Propagation delay time, high-to-low level output
SENSE to RESET or
RSTSENSE delay
40
μ
s
tPLH
Propagation delay time, high-to-low level output
SENSE to RESET or
RSTSENSE delay
40
μ
s
tPHL
Propagation delay time, high-to-low level output
PFI to PFO delay
40
μ
s
tPLH
Propagation delay time, low-to-high level output
PFI to PFO delay
300
μ
s
tPHL
Propagation delay time, low-to-high level output
MR to RESET.
RSTVDD,
RSTSENSE delay
VDD
≥
1.1
×
VIT
VIL = 0.3
×
VDD,
VIH = 0.7
×
VDD
1
5
tPLH
Propagation delay time, low-to-high level output
MR to RESET.
RSTVDD,
RSTSENSE delay
μ
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS3106E12DVBR | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
| TPS3110E12DVBR | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
| TPS3110H12DVBR | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
| TPS3103K12DVBR | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
| TPS310333DVB | ULTRALOW SUPPLY CURRENT/SUPPLY VOLTAGE SUPERVISORY CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS3103E15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UltraLow-Supply Current/Supply-Voltage Supervisory Circuit |
| TPS3103E15DBVR | 功能描述:監(jiān)控電路 Current/Supply-Volt Supervisory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TPS3103E15DBVRG4 | 功能描述:監(jiān)控電路 Current/Supply-Volt Supervisory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TPS3103E15DBVT | 功能描述:監(jiān)控電路 Current/Supply-Volt Supervisory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TPS3103E15DBVTG4 | 功能描述:監(jiān)控電路 Current/Supply-Volt Supervisory RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。