參數(shù)資料
型號: TMX320DM648ZUT720
廠商: Texas Instruments, Inc.
英文描述: Digital Media Processor
中文描述: 數(shù)字媒體處理器
文件頁數(shù): 96/166頁
文件大?。?/td> 1341K
代理商: TMX320DM648ZUT720
www.ti.com
P
6.10 External Memory Interface A (EMIFA)
6.10.1 EMIFA Device-Specific Information
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
The EMIFA can interface to a variety of external devices or ASICs, including:
Pipelined and flow-through synchronous-burst SRAM (SBSRAM)
ZBT (zero bus turnaround) SRAM and late write SRAM
Synchronous FIFOs
Asynchronous memory, including SRAM, ROM, and Flash
Timing analysis must be done to verify all ac timing requirements are met. TI recommends utilizing I/O
buffer information specification (IBIS) to analyze all ac timing.
To properly use IBIS models to attain accurate timing analysis for a given system, see the
Using IBIS
Models for Timing Analysis Application Report
(literature number
SPRA839
).
To maintain signal integrity, serial termination resistors should be inserted into all EMIFA output signal
lines.
A race condition may exist when certain masters write data to the EMIFA. For example, if master A
passes a software message via a buffer in external memory and does not wait for indication that the write
completes, when master B attempts to read the software message, then the master B read may bypass
the master A write and, thus, master B may read stale data and, therefore, receive an incorrect message.
Some master peripherals (e.g., EDMA3 transfer controllers) will always wait for the write to complete
before signaling an interrupt to the system, thus avoiding this race condition. For masters that do not have
hardware specification of write-read ordering, it may be necessary to specify data ordering via software.
If master A does not wait for indication that a write is complete, it must perform the following workaround:
1. Perform the required write.
2. Perform a dummy write to the EMIFA module ID and revision register.
3. Perform a dummy read to the EMIFA module ID and revision register.
4. Indicate to master B that the data is ready to be read after completion of the read in step 3. The
completion of the read in step 3 ensures that the previous write was done.
96
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TMX320DM648ZUT900 Digital Media Processor
TMS320LC31PQL DIGITAL SIGNAL PROCESSORS
TMX320C6414TGLZ FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6415TGLZ FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMXF28155 155/51 Mbits/s SONET/SDH(155/51 M位/秒 SONET/SDH)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320DM648ZUT9 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Dig Media Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMX320DM648ZUT900 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Media Processor
TMX320DM648ZUTQ7 制造商:Texas Instruments 功能描述:
TMX320DM8147BCYE0 制造商:Texas Instruments 功能描述:
TMX320DM8147BCYE2 制造商:Texas Instruments 功能描述: