參數資料
型號: TMS320V642AZNZ7
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: Video/Imaging Fixed-Point Digital Signal Processor
中文描述: 視頻/影像定點數字信號處理器
文件頁數: 105/123頁
文件大小: 1205K
代理商: TMS320V642AZNZ7
www.ti.com
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 6-33. SPI Master Mode External Timing (Clock Phase = 1)
(1)(2)(3)(4)(5)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
MIN
4t
c(LCO)
0.5t
c(SPC)M
-10
SPI WHEN (SPIBRR + 1) IS ODD
AND SPIBRR > 3
MIN
5t
c(LCO)
0.5t
c(SPC)M
- 0.5t
c (LCO)
-10
UNIT
MAX
MAX
1
2
t
c(SPC)M
t
w(SPCH)M
Cycle time, SPICLK
Pulse duration, SPICLK high (clock
polarity = 0)
Pulse duration, SPICLK low (clock
polarity = 1)
Pulse duration, SPICLK low (clock
polarity = 0)
Pulse duration, SPICLK high (clock
polarity = 1)
Setup time, SPISIMO data valid be-
fore SPICLK high (clock polarity =
0)
Setup time, SPISIMO data valid be-
fore SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after
SPICLK high (clock polarity = 0)
Valid time, SPISIMO data valid after
SPICLK low (clock polarity = 1)
Setup time, SPISOMI before
SPICLK high (clock polarity = 0)
Setup time, SPISOMI before
SPICLK low (clock polarity = 1)
Valid time, SPISOMI data valid after
SPICLK high (clock polarity = 0)
Valid time, SPISOMI data valid after
SPICLK low (clock polarity = 1)
128t
c(LCO)
0.5t
c(SPC)M
127t
c(LCO)
ns
ns
0.5t
c(SPC)M
- 0.5t
c(LCO)
t
w(SPCL))M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5t
c(SPC)M
- 0.5t
c (LCO)
-10
0.5t
c(SPC)M
- 0.5t
c(LCO
ns
3
t
w(SPCL)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
- 10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
t
w(SPCH)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
0.5
tc(SPC)M
+ 0.5t
c(LCO)
-10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
6
t
su(SIMO-SPCH)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
t
su(SIMO-SPCL)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
7
t
v(SPCH-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
- 10
ns
t
v(SPCL-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
-10
ns
10
t
su(SOMI-SPCH)M
35
35
ns
t
su(SOMI-SPCL)M
35
35
ns
11
t
v(SPCH-SOMI)M
0.25t
c(SPC)M
-10
0.5t
c(SPC)M
-10
ns
t
v(SPCL-SOMI)M
0.25
tc(SPC)M
-10
0.5
tc(SPC)M
-10
ns
(1)
(2)
(3)
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
t
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25 MHz MAX, master mode receive 12.5 MHz MAX
Slave mode transmit 12.5 MHz MAX, slave mode receive 12.5 MHz MAX.
t
= LSPCLK cycle time
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
(4)
(5)
Electrical Specifications
105
相關PDF資料
PDF描述
TMS320VC54x Small Signal MOSFET 150 mAmps, 60 Volts; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Bulk; Qty per Container: 1000
TMS320C6711JA120 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6711JA150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6711JA167 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6712C FLOATING-POINT DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMS320V643AGDK5 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 500 MHZ PG2.0 - Trays
TMS320V643AGDK6 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 600 MHZ PG2.0 - Trays
TMS320V643AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 500 MHZ PG2.0 - Trays
TMS320V643AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 600 MHZ PG2.0 - Trays
TMS320VC33PGE120 功能描述:數字信號處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT