參數(shù)資料
型號(hào)： TMS320C6711
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號(hào)處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述： 定點(diǎn)數(shù)字信號(hào)處理器
文件頁數(shù)： 100/123頁
文件大?。?/td> 1205K
代理商： TMS320C6711
www.ti.com
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 6-23
shows the high-resolution PWM switching characteristics.
Table 6-23. High Resolution PWM Characteristics at SYSCLKOUT = (60 - 100 MHz)
MIN
TYP
150
MAX
310
UNIT
ps
Micro Edge Positioning (MEP) step size
(1)
(1)
Maximum MEP step size is based on worst-case process, maximum temperature and maximum voltage. MEP step size will increase
with low voltage and high temperature and decrease with voltage and cold temperature.
Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI
software libraries for details of using SFO function in end applications. SFO functions help to estimate the number of MEP steps per
SYSCLKOUT period dynamically while the HRPWM is in operation.
Table 6-24
shows the eCAP timing requirement and
Table 6-25
shows the eCAP switching characteristics.
Table 6-24. Enhanced Capture (eCAP) Timing Requirement
(1)
TEST CONDITIONS
Asynchronous
Synchronous
With input qualifier
MIN
MAX
UNIT
cycles
cycles
cycles
t
w(CAP)
Capture input pulse width
2t
c(SCO)
2t
c(SCO)
1t
c(SCO)
+ t
w(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
Table 6-25. eCAP Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN
20
MAX
UNIT
ns
t
w(APWM)
Pulse duration, APWMx output high/low
Table 6-26
shows the eQEP timing requirement and
Table 6-27
shows the eQEP switching character-
istics.
Table 6-26. Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
(1)
TEST CONDITIONS
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
Asynchronous/synchronous
With input qualifier
MIN
MAX
UNIT
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
cycles
t
w(QEPP)
QEP input period
2t
c(SCO)
2(1t
c(SCO)
+ t
w(IQSW)
)
t
w(INDEXH)
QEP Index Input High time
2t
c(SCO)
2t
c(SCO)
+t
w(IQSW)
t
w(INDEXL)
QEP Index Input Low time
2t
c(SCO)
2t
c(SCO)
+ t
w(IQSW)
t
w(STROBH)
QEP Strobe High time
2t
c(SCO)
2t
c(SCO)
+ t
w(IQSW)
t
w(STROBL)
QEP Strobe Input Low time
2t
c(SCO)
2t
c(SCO)
+t
w(IQSW)
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
100
Electrical Specifications
相關(guān)PDF資料
PDF描述
TMS320C5X DIGITAL SIGNAL PROCESSORS
TMS320C57S DIGITAL SIGNAL PROCESSORS
TMS320F2806GGMQ Digital Signal Processors
TMS320F2801ZGMQ Digital Signal Processors
TMS320C6711GGU120 Aluminum Electrolytic Radial Lead Low Impedance Capacitor; Capacitance: 1000uF; Voltage: 10V; Case Size: 10x20 mm; Packaging: Bulk
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6711BFGNA100 制造商: 功能描述: 制造商:undefined 功能描述:
TMS320C6711BGFN100 功能描述:IC FLOATING-POINT DSP 256-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:TMS320C67x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
TMS320C6711BGFN-100 制造商:Texas Instruments 功能描述:
TMS320C6711BGFN150 功能描述:IC FLOATING-POINT DSP 256-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:TMS320C67x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
TMS320C6711BGFNA-100 制造商: 功能描述: 制造商:undefined 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*