
www.ti.com
P
TMS320C6421
Fixed-Point Digital Signal Processor
SPRS346B–JANUARY 2007–REVISED APRIL 2007
Table 2-12. EMIFA Terminal Functions (EMIFA Pinout Mode 2, AEM[2:0] = 010)
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
EMIFA FUNCTIONAL PINS: 8-Bit ASYNC/NOR (EMIFA Pinout Mode 2, AEM[2:0] = 010)
Actual pin functions are determined by the PINMUX0 and PINMUX1 register bit settings (e.g., AEM[2:0], etc.). For more details, see
Section 3.7
,
Multiplexed Pin Configurations
.
ZDU
NO.
NAME
This pin is multiplexed between EMIFA, and GPIO.
For EMIFA, this pin is Chip Select 2 output EM_CS2 for use with
asynchronous memories (i.e., NOR flash).
This is the chip select for the default boot and ROM boot modes.
EM_CS2/
GP[12]
IPD
DV
DD33
C19
C22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between EMIFA, and GPIO.
For EMIFA, this pin is Chip Select 3 output EM_CS3 for use with
asynchronous memories (i.e., NOR flash).
EM_CS3/
GP[13]
IPD
DV
DD33
C18
D22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between EMAC (RMII), EMIFA, and GPIO.
For EMIFA, it is Chip Select 4 output EM_CS4 for use with
asynchronous memories (i.e., NOR flash).
RMRXD0/
EM_CS4/
GP[32]
IPD
DV
DD33
E19
H22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between EMAC (RMII), EMIFA, and GPIO.
For EMIFA, it is Chip Select 5 output EM_CS5 for use with
asynchronous memories (i.e., NOR flash).
RMRXD1/
EM_CS5/
GP[33]
IPD
DV
DD33
F19
J22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between EMIFA and GPIO.
EM_R/W/
GP[35]
IPD
DV
DD33
D13
C17
I/O/Z
For EMIFA, it is read/write output EM_R/W.
For EMIFA (ASYNC/NOR), this pin is wait state extension input
EM_WAIT.
EM_WAIT/
(RDY/BSY)
IPU
DV
DD33
IPU
DV
DD33
IPU
DV
DD33
E15
D20
I/O/Z
EM_OE
D15
D19
I/O/Z
For EMIFA, it is output enable output EM_OE.
EM_WE
E14
C19
I/O/Z
For EMIFA, it is write enable output EM_WE.
This pin is multiplexed between EMIFA and GPIO.
EM_BA[0]/
GP[6]/(AEM1)
IPD
DV
DD33
For EMIFA, this is the Bank Address 0 output (EM_BA[0]).
When connected to an 8-bit asynchronous memory, this pin is the
lowest order bit of the byte address.
This pin is multiplexed between EMIFA and GPIO.
C17
E20
I/O/Z
EM_BA[1]/
GP[5]/(AEM0)
IPD
DV
DD33
For EMIFA, this is the Bank Address 1 output EM_BA[1].
When connected to an 8-bit asynchronous memory, this pin is the 2nd
bit of the address.
C16
C20
I/O/Z
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see
Section 3.9.1
,
Pullup/Pulldown Resistors
.
Specifies the operating I/O supply voltage for each signal
(3)
Device Overview
34
Submit Documentation Feedback