- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384021 > TMS320AV110 (Texas Instruments, Inc.) MPEG Audio Decoder(MPEG音頻譯碼器) PDF資料下載
參數(shù)資料
| 型號： | TMS320AV110 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | MPEG Audio Decoder(MPEG音頻譯碼器) |
| 中文描述： | MPEG音頻解碼器（的MPEG音頻譯碼器） |
| 文件頁數(shù)： | 12/38頁 |
| 文件大?。?/td> | 796K |
| 代理商： | TMS320AV110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
TMS320AV110
MPEG AUDIO DECODER
SCSS013C – MAY 1993 – REVISED AUGUST 1995
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
register-access read cycle timing
Register-access read is initiated when the host sets R/W high and sets up the address of the register that is to
be read (see Figure 4). A setup time (t
su4
) later, the host asserts DCS. The ’AV110 uses the falling edge of DCS
to store the state of R/W and SADDR. The ’AV110 register-access controller drives WAIT low. The WAIT line
being low prevents the host from deasserting DCS. The ’AV110 completes the read cycle by taking WAIT high
and driving SDATA[7:0] with valid data. The host detects WAIT high and takes DCS high to latch the valid data
on SDATA[7:0]. When the ’AV110 releases WAIT, another read or write cycle can occur.
DCS
R/W
SADDR
(6:0)
Data to Decoder
Data From
Decoder
Write Cycle
Read Cycle
SDATA
(7:0)
WAIT
tsu4
th3
th3
tsu4
th4
th4
tsu5
tsu5
th5
tdis1
tdis2
tdis2
I
O
I
tsu7
ten2
ten2
tsu7
td1
ten1
tw2
tw3
tw2
tw3
tC2
tC1
tsu6
tpd2
tpd2
tsu1
REQ
tpd1
Input buffer is full
Data can be input
This REQ signal only applies when writing data to the DATAIN register.
Figure 4. Register-Access Read and Write Cycle Timing
register-access write cycle timing
The host can initiate a register access request while the ’AV110 is still busy with the prior request because an
access cycle requires from 166 ns to 250 ns w; the minimum DCS period is only 100 ns. The ’AV110 stores the
state of R/W and SADDR on the falling edge of DCS and drives WAIT low if it has not completed the prior request.
The WAIT output is used to prevent the host from deasserting DCS (see Figure 4). When the prior write request
is completed, the ’AV110 drives WAIT high. The host detects the WAIT high output and takes DCS high. The
’AV110 then releases WAIT and stores the data on the SDATA lines.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320AV120 | MPEG Audio Decoder(MPEG音頻譯碼器) |
| TMS320AV220 | Video CD MPEG Decoder(視頻CD MPEG編碼器) |
| TMS320AV410 | Digital NTSC/PAL Encoder(數(shù)字NTSC/PAL編碼器) |
| TMS320AV411 | Digital NTSC/PAL Encoder(數(shù)字NTSC/PAL編碼器) |
| TMS320AV420 | Digital NTSC Encoder(數(shù)字NTSC編碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320AV120 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Decoder & Support |
| TMS320AV120FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Decoder & Support |
| TMS320AV220PCM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Audio/Video Decoder for MPEG |
| TMS320AV410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Encoder Circuit |
| TMS320AV410PJM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。