- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMP90PH02 (Toshiba Corporation) A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(16384 x 8位),RAM(512 x 8位)) PDF資料下載
參數(shù)資料
| 型號： | TMP90PH02 |
| 廠商： | Toshiba Corporation |
| 英文描述： | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(16384 x 8位),RAM(512 x 8位)) |
| 中文描述： | 一個系統(tǒng)評價芯片與8位CPU，一次性可編程（16384 × 8位），內(nèi)存（512 × 8位）（系統(tǒng)評估大規(guī)模集成電路（集成8位的CPU，一次可編程ROM更新（16384 x 8位），內(nèi)存（512 × 8位）） |
| 文件頁數(shù)： | 10/14頁 |
| 文件大?。?/td> | 453K |
| 代理商： | TMP90PH02 |
10/14
TOSHIBA CORPORATION
TMP90PH02
4.3 AC Characteristics
AC output level High 2.2V/Low 0.8V
AC input level High 2.4V/Low 0.45V (D0 – D7)
High 0.8V
CC
/Low 0.2V
CC
(excluding D0 – D7)
V
CL = 50pF TA = -20 ~ 70
CC
= 5V
±
10% TA = -40 ~ 85
°
C (1 ~ 10MHz)
C (1 ~ 16MHz)
°
Symbol
Parameter
Variable
12.5MHz Clock
16MHz Clock
Unit
Min
Max
Min
Max
Min
Max
t
OSC
t
CYC
t
WL
t
WH
t
AC
t
RR
t
CA
t
AD
t
RD
t
HR
t
WW
t
DW
t
WD
t
CWA
t
AWA
t
WAS
t
WAH
t
RV
t
CPW
t
PRC
t
CPR
t
CHCL
t
CLC
t
CLHA
t
ACL
t
CLD
OSC. Period = x
62.5
1000
80
–
62.5
–
ns
CLK Period
4x
4x
320
–
250
–
ns
CLK Low width
2x - 40
–
120
–
85
–
ns
CLK High width
2x - 40
–
120
–
85
–
ns
Address Setup to RD, WR
x - 45
–
35
–
18
–
ns
RD Low width
2.5x - 40
–
160
–
117
–
ns
Address Hold Time After RD, WR
0.5x - 30
–
20
–
12
–
ns
Address to Valid Data In
–
3.5x - 95
–
185
–
123
ns
RD to Valid Data In
–
2.5x - 80
–
120
–
76
ns
Input Data Hold After RD
0
–
0
–
0
–
ns
WR Low width
2.5x - 40
–
160
–
117
–
ns
Data Setup to WR
2x - 50
–
110
–
75
–
ns
Data Hold After WR
20
70
20
70
20
70
ns
RD, WR to Valid WAIT
–
1.5x - 100
–
20
–
13
ns
Address to Valid WAIT
–
2.5x - 130
–
70
–
26
ns
WAIT Setup to CLK
50
–
50
–
50
–
ns
WAIT Hold After CLK
0
–
0
–
0
–
ns
RD/WR Recovery Time
1.5x - 35
–
85
–
59
–
ns
CLK to Port Data Output
–
x + 200
–
280
–
262
ns
Port Data Setup to CLK
200
–
200
–
200
–
ns
Port Data Hold After CLK
100
–
100
–
100
–
ns
RD/WR Hold After CLK
x - 40
–
40
–
23
–
ns
RD/WR Setup to CLK
1.5x - 25
–
95
–
69
–
ns
Address Hold After CLK
1.5x - 80
–
40
–
14
–
ns
Address Setup to CLK
2.5x - 80
–
120
–
77
–
ns
Data Setup to CLK
x - 50
–
30
–
13
–
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP90PH44 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(16384 x 8位),RAM(512 x 8位)) |
| TMP90PH48 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(16384 x 8位),RAM(512 x 8位)) |
| TMP90PM36 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(32968 x 8-Bit),RAM(1024 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(32968 x 8位),RAM(1024 x 8位)) |
| TMP90PM38 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(32968 x 8-Bit),RAM(1024 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(32968 x 8位),RAM(1024 x 8位)) |
| TMP91CP27U | 16-Bit Low Cost General Purpose Microcontroller in 64-pin Package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP90PH02M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90PH02P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90PH44F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90PH44N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90PH48F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。