參數(shù)資料
型號(hào): TMP320LF2406APZA
元件分類: TVS-瞬態(tài)抑制二極管
英文描述: Transient Voltage Suppressor Diodes
中文描述: 數(shù)字信號(hào)處理器| 16位|的CMOS | QFP封裝| 100引腳|塑料
文件頁數(shù): 95/132頁
文件大小: 1707K
代理商: TMP320LF2406APZA
.
.
.
S
P
1
9
SPI master mode external timing parameters (clock phase = 1)
(see Figure 41)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
UNIT
MIN
MAX
128tc(CO)
MIN
MAX
1
tc(SPC)M
Cycle time, SPICLK
4tc(CO)
5tc(CO)
127tc(CO)
ns
2
§
tw(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 0)
0.5tc(SPC)M
10
0.5tc(SPC)M
0.5tc(SPC)M
0.5tc(CO)
10
0.5tc(SPC)M
0.5tc(CO)
ns
tw(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 1)
0.5tc(SPC)M
10
0.5tc(SPC)M
0.5tc(SPC)M
0.5tc(CO)
10
0.5tc(SPC)M
0.5tc(CO)
3
§
tw(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5tc(SPC)M
10
0.5tc(SPC)M
0.5tc(SPC)M+0.5tc(CO)
10
0.5tc(SPC)M + 0.5tc(CO)
ns
tw(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 1)
0.5tc(SPC)M
10
0.5tc(SPC)M
0.5tc(SPC)M+0.5tc(CO)
10
0.5tc(SPC)M + 0.5tc(CO)
6
§
tsu(SIMO-SPCH)M
Setup time, SPISIMO data
valid before SPICLK high
(clock polarity = 0)
0.5tc(SPC)M
10
0.5tc(SPC)M
10
ns
tsu(SIMO-SPCL)M
Setup time, SPISIMO data
valid before SPICLK low
(clock polarity = 1)
0.5tc(SPC)M
10
0.5tc(SPC)M
10
7
§
tv(SPCH-SIMO)M
Valid time, SPISIMO data
valid after SPICLK high
(clock polarity =0)
0.5tc(SPC)M
10
0.5tc(SPC)M
10
ns
tv(SPCL-SIMO)M
Valid time, SPISIMO data
valid after SPICLK low
(clock polarity =1)
0.5tc(SPC)M
10
0.5tc(SPC)M
10
10
§
tsu(SOMI-SPCH)M
Setup time, SPISOMI before
SPICLK high
(clock polarity = 0)
0
0
ns
tsu(SOMI-SPCL)M
Setup time, SPISOMI before
SPICLK low
(clock polarity = 1)
0
0
11
§
tv(SPCH-SOMI)M
Valid time, SPISOMI data
valid after SPICLK high
(clock polarity = 0)
0.25tc(SPC)M
10
0.5tc(SPC)M
10
ns
tv(SPCL-SOMI)M
Valid time, SPISOMI data
valid after SPICLK low
(clock polarity = 1)
0.25tc(SPC)M
10
0.5tc(SPC)M
10
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
tc = system clock cycle time = 1/CLKOUT = tc(CO)
§
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
相關(guān)PDF資料
PDF描述
TMP320LF2406APZS Transient Voltage Suppressor Diodes
TMP320LF2407APGEA Transient Voltage Suppressor Diodes
TMP320LF2407APGES Transient Voltage Suppressor Diodes
TMS320C203-57 Digital Signal Processor
TMS320C203-80 Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP320LF2406APZS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
TMP320LF2406AVFA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMP320LF2406AVFS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMP320LF2407APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
TMP320LF2407APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS