- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384010 > TLV5510INS (Texas Instruments, Inc.) 2.7-V TO 3.6-V 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | TLV5510INS |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 2.7-V TO 3.6-V 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 2.7 - V到3.6V的8位高速模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 13/19頁 |
| 文件大?。?/td> | 307K |
| 代理商： | TLV5510INS |
TLV5510
2.7-V TO 3.6-V 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER
SLAS124C– DECEMBER 1997 – REVISED DECEMBER 1999
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
functional description
The TLV5510 is a semiflash ADC featuring two lower comparator blocks of four bits each.
As shown in Figure 19, input voltage V
I
(1) is sampled with the falling edge of CLK1 to the upper comparators
block and the lower comparators block(A), S(1). The upper comparators block finalizes the upper data UD(1)
with the rising edge of CLK2, and simultaneously, the lower reference voltage generates the voltage RV(1)
corresponding to the upper data. The lower comparators block (A) finalizes the lower data LD(1) with the rising
edge of CLK3. UD(1) and LD(1) are combined and output as OUT(1) with the rising edge of CLK4. According
to the above internal operation described, output data is delayed 2.5 clocks from the analog input voltage
sampling point.
Input voltage V
I
(2) is sampled with the falling edge of CLK2. UD(2) is finalized with the rising edge of CLK3, and
LD(2) is finalized with the rising edge of CLK4 at the lower comparators block(B). OUT(2) is output with the rising
edge of CLK5.
VI(1)
VI(2)
VI(3)
VI(4)
CLK1
CLK2
CLK3
CLK4
S(1)
C(1)
S(2)
C(2)
S(3)
C(3)
S(4)
C(4)
S(1)
H(1)
C(1)
S(3)
H(3)
C(3)
H(0)
C(0)
S(2)
H(2)
C(2)
S(4)
H(4)
LD(–2)
OUT(–2)
OUT(–1)
OUT(0)
OUT(1)
ANALOG IN
(Sampling Points)
CLK (Clock)
Upper Comparators Block
Upper Data
Lower Reference Voltage
Lower Comparators Block (A)
Lower Data (A)
Lower Comparators Block (B)
Lower Data (B)
D1–D8 (Data Output)
UD(0)
RV(0)
UD(1)
RV(1)
UD(2)
RV(2)
UD(3)
RV(3)
LD(–1)
LD(0)
LD(1)
LD(2)
Figure 19. Internal Functional Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5535PW | 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| TLV5580DW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5580PW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5592 | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5592D | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5510IPW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7-V TO 3.6-V 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER |
| TLV5535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| TLV5535EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 TLV5535 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| TLV5535IPW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8bit 35Msps 1ch 3.3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5535IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8 Bit 35 MSPS Single Ch. Low Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。