- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98253 > TLV320AIC29IRGZT (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC29IRGZT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| 封裝： | 7 X 7 MM, GREEN, PLASTIC, QFN-48 |
| 文件頁數(shù)： | 28/87頁 |
| 文件大?。?/td> | 1051K |
| 代理商： | TLV320AIC29IRGZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
TLV320AIC29
SLAS494B DECEMBER 2005 REVISED OCTOBER 2007
www.ti.com
34
Differential Smart Phone Interface
The TLV320AIC29 provides a pincompatible upgrade to TLV320AIC28. One improvement is the ability to
connect diferentially to a cell phone module, which improves noise immunity in the customers system. When
configured as differential input (bit D10, Register 06h) the CP_INP pin and BUZZ_IN/CP_INN pin function as
a differential input to the CP_INP PGA. In this mode, the gain of the CP_IN PGA is increased by +6 dB over
the default mode, so the PGA gain range is 28.5 dB to +18 dB. Also, in differential input mode, BUZZ_IN must
be disconnected from the BUZZ_IN PGA (bit D8, Register 25h, page 2).
When configured as differential output (bit D9, Register 06h, page 2), the CP_OUTP and VGND/CP_OUTN
pins function as a differential output pair. This differential output will only allow the signal on MICSEL (bits
D7D5, Register 03h, page 2) to be routed out. When differential mode is used, capless headphone output must
be disabled (bit D3, Register 21h, page 2) and VGND msut be powered down (bit D8, Register 05h, page 2).
DAC Headphone Pop Reduction
The TLV320AIC29 contains circuitry to reduce the level of ’pop noise’ heard when connecting the DAC to the
headphone outputs. This mode is valid only for DAC to headphone (SPK1/2) routing. DAC pop removal should
be enabled (bit D9, Register 21H, page2) before turning on the DAC. This bit should also be disabled just before
turning off the DAC.
This Pop reduction mode is not valid for DAC to speaker driver routing, so this mode must be disabled in all
other cases. It is automatically disabled for DAC to SPK1OUT32N routing. When a signal other than the DAC
is already selected for headphone driver (SPK1/2) and then DAC to SPK1/2 routing is desired, then this scheme
should be disabled.
Analog Mixer
The analog mixer can be used to route the analog input selected for the ADC through an analog volume control
and then mix it with the audio DAC output. The analog mixer feature is available only if the single ended
microphone input or the AUX input is selected as the input to the ADC, not when the ADC input is configured
in fully-differential mode. This feature is available even if the ADC and DAC are powered down. The analog
volume control has a range from +12 dB to –34.5 dB in 0.5 dB steps plus mute and includes softstepping logic.
The internal oscillator is used for softstepping whenever the ADC and DAC are powered down.
Keyclick
A special circuit has been included for inserting a squarewave signal into the analog output signal path based
on register control. This functionality is intended for generating keyclick sounds for user feedback. Register
04H/Page 2 contains bits that control the amplitude, frequency, and duration of the squarewave signal. The
frequency of the signal can be varied from 62.5 Hz to 8 kHz and its duration can be programmed from 2 periods
to 32 periods. Whenever this register is written, the square wave is generated and coupled into the audio output.
The keyclick enable bit D15 of control register 04H/Page 2 is reset after the duration of a keyclick is played out.
This capability is available even when the ADC and DAC are powered down.
OPERATION—AUXILIARY MEASUREMENT
Auxiliary ADC Converter
The auxiliary analog inputs (battery voltage monitor, chip temperature, and auxiliary inputs) are provided via
a multiplexer to the successive approximation register (SAR) analog-to-digital (A/D) converter. The ADC
architecture is based on capacitive redistribution architecture, which inherently includes a sample/hold function.
The ADC is controlled by an ADC control register. Several modes of operation are possible, depending upon
the bits set in the control register. Channel selection, scan operation, averaging, resolution, and conversion rate
may all be programmed through this register. These modes are outlined in the sections below for each type of
analog input. The results of conversions made are stored in the appropriate result register.
Data Format
The AIC29 output data is in unsigned Binary format and can be read from registers over the SPI interface.
相關PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC29IRGZ | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TLV320AIC3107IYZFR | 2 CHANNEL, AUDIO AMPLIFIER, BGA42 |
| TLV320AIC3107IYZFT | 2 CHANNEL, AUDIO AMPLIFIER, BGA42 |
| TLV320AIC3107IRSBT | 2 CHANNEL, AUDIO AMPLIFIER, PQCC40 |
| TLV320AIC3107IRSBR | 2 CHANNEL, AUDIO AMPLIFIER, PQCC40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC29IRGZTG4 | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3004IRHBR | 制造商:Texas Instruments 功能描述:TISTLV320AIC3004IRHBR LOW-POWER STEREO |
| TLV320AIC3007 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-POWER STEREO AUDIO CODEC WITH INTEGRATED MONO CLASS-D AMPLIFIER |
| TLV320AIC3007EVM-K | 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3007 Eval Mod RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320AIC3007IRSBR | 功能描述:接口—CODEC Lo Pwr St CODEC w/ Integr Class-D Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。