- 您現在的位置：買賣IC網 > PDF目錄385934 > TLV320AIC29IRGZ (Texas Instruments, Inc.) STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS PDF資料下載
參數資料
| 型號： | TLV320AIC29IRGZ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| 中文描述： | STWREO音頻編解碼器集成耳機和音箱放大器 |
| 文件頁數： | 26/85頁 |
| 文件大?。?/td> | 1007K |
| 代理商： | TLV320AIC29IRGZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
SLAS494A DECEMBER 2005 REVISED JANUARY 2006
www.ti.com
26
Table 1. AGC Settings
MIC HEADSET INPUT
MIC HANDSET INPUT
CELL-PHONE INPUT
BIT
CONTROL
REGISTER
BIT
CONTROL
REGISTER
BIT
CONTROL
REGISTER
AGC enable
D0
01H
D0
1EH
D0
24H
Target gain
D7D5
01H
D7D5
1EH
D7D5
24H
Time constants (attack and decay time)
D4D1
01H
D4D1
1EH
D4D1
24H
Noise threshold
D13D11
24H
D13D11
24H
D13D11
24H
Noise threshold flag
D11
04H
D11
04H
D14
24H
Hysteresis
D10D9
1DH
D10D9
1DH
D10D9
24H
Debounce time (normal to silence mode)
D8D6
26H
D8D6
26H
D8D6
27H
Debounce time (silence to normal mode)
D5D3
26H
D5D3
26H
D5D3
27H
Max PGA applicable
D15D9
26H
D15D9
26H
D15D9
27H
Gain applied by AGC
D15D8
01H
D15D8
1EH
D14D8
1FH
Saturation flag
D0
04H
D0
04H
D7
1FH
Clip stepping disable
NOTE:All settings shown in Table 1 are located in Page 2 of control registers.
D3
06H
D3
06H
D8
24H
Stereo Audio DAC
Each channel of the stereo audio DAC consists of a digital audio processing block, a digital interpolation filter,
digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced
performance at low sample rates through increased oversampling and image filtering, thereby keeping
quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within
the audio band to beyond 20 kHz. This is realized by keeping the upsampled rate constant at 128 x Fsref and
changing the oversampling ratio as the input sample rate is changed. For Fsref of 48 kHz, the digital deltasigma
modulator always operates at a rate of 6.144 MHz. This ensures that quantization noise generated within the
delta-sigma modulator stays within the frequency band below 20 kHz at all sample rates. Similarly, for Fsref
rate of 44.1 kHz, the digital delta-sigma modulator always operates at a rate of 5.6448 MHz.
Digital Audio Processing
The DAC channel consists of optional filters for de-emphasis and bass, treble, midrange level adjustment, or
speaker equalization. The de-emphasis function is only available for sample rates of 32 kHz, 44.1 kHz, and 48
kHz. The transfer function consists of a pole with time constant of 50ms and a zero with time constant of 15ms.
Frequency response plots are given in the
Audio Codec Filter Frequency Responses
section of this data sheet.
The DAC digital effects processing block consists of a fourth order digital IIR filter with programmable
coefficients (one set per channel). The filter is implemented as cascade of two biquad sections with frequency
response given by:
N0
2
N1
z
1
N2
z
2
32768
2
D1
z
1
D2
z
2
N3
2
N4
z
1
N5
z
2
32768
2
D4
z
1
D5
z
2
The N and D coefficients are fully programmable, and the entire filter can be enabled or bypassed. The
coefficients for this filter implement a variety of sound effects, with bass-boost or treble boost being the most
commonly used in portable audio applications. The default N and D coefficients in the part are given by:
N0 = N3 = 27619
N1 = N4 = 27034
N2 = N5 = 26461
D1 = D4 = 32131
D2 = D5 = 31506
相關PDF資料 |
PDF描述 |
|---|---|
| TLV3704-Q1 | FAMILY OF NANNOPOWER PUSH=PULL OUTPUT COMPARATORS |
| TLV431(中文) | Low-Voltage Adjustable Precision Shunt Regulator(低壓差可調精密分流穩(wěn)壓器) |
| TLV5510(中文) | 2.7V TO 3.6V High-Speed Low Power Reconfigurable Parallel ADC(2.7V至3.6V,單通道,8位,10MSPS并行ADC) |
| TLV5604(中文) | 2.7V TO 5.5V 10-Bit DAC With Serial Power Down(具有掉電功能的2.7V至5.5V,10位串行3微秒四路DAC) |
| TLV5610EVM | TLV5610 Evaluation Module(TLC5610評估板) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLV320AIC29IRGZR | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZRG4 | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZT | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC29IRGZTG4 | 功能描述:接口—CODEC Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3004IRHBR | 制造商:Texas Instruments 功能描述:TISTLV320AIC3004IRHBR LOW-POWER STEREO |
發(fā)布緊急采購，3分鐘左右您將得到回復。