參數(shù)資料
型號： TLV320AIC20I
廠商： Texas Instruments, Inc.
英文描述： Layout and Grounding Guidelines for TLV320AIC2x
中文描述： 為TLV320AIC2x布局和接地指南
文件頁數(shù)： 25/46頁
文件大?。?/td> 452K
代理商： TLV320AIC20I
SLAS428 AUGUST 2004
www.ti.com
25
’DAC26 COMMUNICATION PROTOCOL
Register Programming
The ’DAC26 is entirely controlled by registers. An SPI master controlls the reading and writing of these registers by the
use of a 16-bit command, which is sent prior to the data for that register. The command is constructed as shown in Figure 19.
The command word begins with a R/W bit, which specifies the direction of data flow on the SPI serial bus. The following
four bits specify the page of memory this command is directed to, as shown in Table 2. The next six bits specify the register
address on that page of memory to which the data is directed. The last five bits are reserved for future use and should be
written only with zeros.
Table 2. Page Addressing
PG3
0
PG2
0
PG1
0
PG0
0
PAGE ADDRESSED
0
0
0
0
1
1
0
0
1
0
2
0
0
1
1
Reserved
0
1
0
0
Reserved
0
1
0
1
Reserved
0
1
1
0
Reserved
0
1
1
1
Reserved
1
0
0
0
Reserved
1
0
0
1
Reserved
1
0
1
0
Reserved
1
0
1
1
Reserved
1
1
0
0
Reserved
1
1
0
1
Reserved
1
1
1
0
Reserved
1
1
1
1
Reserved
To read all the first page of memory, for example, the host processor must send the command 0x8000 to the ’DAC26 – this
specifies a read operation beginning at page 0, address 0. The processor can then start clocking data out of the ’DAC26.
The ’DAC26 automatically increments its address pointer to the end of the page; if the host processor continues clocking
data out past the end of a page, the ’DAC26 sends back the value 0xFFFF.
Likewise, writing to page 1 of memory consists of the processor writing the command 0x0800, which specifies a write
operation, with PG0 set to 1, and all the ADDR bits set to 0. This results in the address pointer pointing at the first location
in memory on Page 1. See the section on the ’DAC26 memory map for details of register locations
BIT 15
MSB
BIT 14
BIT 13
BIT 12
BIT 11
BIT 10
BIT 9
BIT 8
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
LSB
R/W*
PG3
PG2
PG1
PG0
ADDR5
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
0
0
0
0
0
Figure 19. ’DAC26 Command Word
相關(guān)PDF資料
PDF描述
TLV320AIC10PFB ECONOLINE: RSS & RSD - 1kVDC and 3KVDC Isolation- Internal SMD Construction- UL94V-0 Package Material- Toroidal Magnetics- Efficiency to 85%- SMD5, SMD8, SMD10 and SMD12 case styles
TLV320AC57DW 3-V VOICE-BAND AUDIO PROCESSORS VBAPE
TLV320AIC24C Layout and Grounding Guidelines for TLV320AIC2x
TLV320AIC24I Layout and Grounding Guidelines for TLV320AIC2x
TLV320AIC24KC Layout and Grounding Guidelines for TLV320AIC2x
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC20IPFB 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC20IPFBG4 功能描述:接口—CODEC 64 x 18 3.3-V ASynch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC20IPFBR 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC20IPFBRG4 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC20K 制造商:TI 制造商全稱:Texas Instruments 功能描述:Layout and Grounding Guidelines for TLV320AIC2x
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*